











LMK00338

ZHCSCZ6A - DECEMBER 2013 - REVISED OCTOBER 2014

# LMK00338 8 输出差动时钟缓冲器/电平转换器

## 特性

- 3: 1 输入多路复用器
  - 两个通用输入工作频率高达 400 MHz, 并且接 受低电压正射极耦合逻辑 (LVPECL), 低压差分 信令 (LVDS), 电流模式逻辑 (CML), 短截线串 联端接逻辑 (SSTL),高速收发器逻辑 (HSTL), 主机时钟信号电平 (HCSL) 或单端时钟
  - 一个晶振输入可接受 10MHz 至 40MHz 的晶振 或单端时钟
- 两组差分输出,每组4个
  - HCSL 或高阻抗 (Hi-Z) (每组可选)
  - 100MHz 时 PCIe Gen3 的附加相位抖动 (RMS):
    - 30fs RMS(典型值)
- 156.25MHz 时为 -72 dBc
- 具有同步使能驶入的 LVCMOS 输出
- 由引脚控制的配置
- V<sub>CC</sub>内核电源: 3.3V ± 5%
- 3 个独立的 V<sub>CCO</sub>输出电源: 3.3V/2.5V ± 5%
- 工业温度范围: -40°C 至 +85°C
- 40 接线超薄型四方扁平无引线 (WQFN) 封装 (6mm x 6mm)

## 2 应用

- 针对模数转换器 (ADC),数模转换器 (DAC),多千 兆以太网, XAUI, 光纤通 道,SATA/SAS,SONET/SDH,通用公共无线接 口 (CPRI), 高频背板的时钟分配和电平转换
- 交换机、路由器、线路接口卡、定时卡
- 服务器, 计算, 快速 PCI (PCIe 3.0)
- 射频拉远单元和基站单元

### 3 说明

LMK00338 是一款 8 路输出 PCIe Gen1/Gen2/Gen3 扇出缓冲器,用于高频、低抖动时钟/数据分配和电平 转换。可从两个通用输入或一个晶振输入中选择输入 时钟。 所选择的输入时钟被分配到两组 HCSL 输 出(每组4个)和1个LVCMOS输出。LVCMOS输 出具有同步使能输入,在使能或禁用后可实现无短脉冲 运行。 LMK00338 由一个 3.3V 内核电源和 3 个独立 的 3.3V/2.5V 输出电源供电运行。


LMK00338 具有高性能、多用途和电源效率特性,这 使得它成为替代固定输出缓冲器器件的理想选择,同时 还能够增加系统中的时序余裕。

### 器件信息(1)

部件号	封装	封装尺寸 (标称值)
LMK00338	WQFN (40)	6.00mm x 6.00mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

#### LMK00338 功能方框图





# 目录

1	特性1		8.4 Device Functional Modes	14
2	应用1	9	Application and Implementation	
3 4	说明1 修订历史记录2	40	9.1 Application Information	15
5 6	Pin Configuration and Functions 3 Specifications 5	10	Power Supply Recommendations	
	6.1 Absolute Maximum Ratings	11	10.2 Power Supply Bypassing	23 23 23
7	6.6 Typical Characteristics 9  Parameter Measurement Information 11  7.1 Differential Voltage Measurement Terminology 11	12	器件和文档支持	25
8	Detailed Description       12         8.1 Overview       12         8.2 Functional Block Diagram       12         8.3 Feature Description       12	13	12.3 静电放电警告	25 25

# 4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


## Changes from Original (December 2013) to Revision A

Р	a	g	(

	• • •	_
•	添加、更新或重命名以下部分:器件信息表, <i>应用和实施</i> ;电 <i>源相关建议;布局;器件和文档支持;机械、封装和</i> 购信息	
•	anged 1 MHz to 12 kHz	
	ded Figure 24	



## 5 Pin Configuration and Functions



## Pin Functions<sup>(1)</sup>

	PIN	TVDE	DECODIDETION
NUMBER	NAME	TYPE	DESCRIPTION
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
1, 2	CLKoutA0, CLKoutA0*	0	Differential clock output A0.
3, 6	V <sub>CCOA</sub>	PWR	Power supply for Bank A Output buffers. $V_{CCOA}$ can operate from 3.3 V or 2.5 V. The $V_{CCOA}$ pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
4, 5	CLKoutA1, CLKoutA1*	0	Differential clock output A1.
7, 8	CLKoutA2, CLKoutA2*	0	Differential clock output A2.
9, 10	CLKoutA3, CLKoutA3*	0	Differential clock output A3.
11	CLKoutA_EN	1	Bank A low active output buffer enable (3)
12, 32, 35, 39	Vcc	PWR	Power supply for Core and Input buffer blocks. The Vcc supply operates from 3.3 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcc pin.
13	OSCin	_	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
14	OSCout	0	Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock.
15, 18	CLKin_SEL0, CLKin_SEL1	I	Clock input selection pins (3)
16, 17	CLKin0, CLKin0*	1	Universal clock input 0 (differential/single-ended)
19	CLKoutB_EN	I	Bank B low active output buffer enable (3)

<sup>(1)</sup> Any unused output pins should be left floating with minimum copper length (see note in Clock Outputs), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See Clock Outputs for output configuration or Termination and Use of Clock Drivers output interface and termination techniques.

<sup>(2)</sup> The output supply voltages/pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be referred to generally as V<sub>CCO</sub> when no distinction is needed, or when the output supply can be inferred by the output bank/type.

<sup>(3)</sup> CMOS control input with internal pull-down resistor.



# Pin Functions<sup>(1)</sup> (continued)

PIN		TYPE	DESCRIPTION
NUMBER	NAME	ITPE	DESCRIPTION
20, 31, 40	GND	GND	Ground
21, 22	CLKoutB3*, CLKoutB3	0	Differential clock output B3.
23, 24	CLKoutB2*, CLKoutB2	0	Differential clock output B2.
25, 28	V <sub>CCOB</sub>	PWR	Power supply for Bank B Output buffers. $V_{CCOB}$ can operate from 3.3 V or 2.5 V. The $V_{CCOB}$ pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
26, 27	CLKoutB1*, CLKoutB1	0	Differential clock output B1.
29, 30	CLKoutB0*, CLKoutB0	0	Differential clock output B0.
33, 34	CLKin1*, CLKin1	I	Universal clock input 1 (differential/single-ended)
36	REFout	0	LVCMOS reference output. Enable output by pulling REFout_EN pin high.
37	Vccoc	PWR	Power supply for REFout Output buffer. $V_{CCOC}$ can operate from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
38	REFout_EN	I	REFout enable input. Enable signal is internally synchronized to selected clock input. <sup>(3)</sup>



## 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted) (3)

		MIN	MAX	UNIT
V <sub>CC</sub> , V <sub>CCO</sub>	Supply Voltages	-0.3	3.6	<b>V</b>
$V_{IN}$	Input Voltage	-0.3	$(V_{CC} + 0.3)$	V
T <sub>STG</sub>	Storage Temperature Range			°C
TL	Lead Temperature (solder 4 s)		+260	°C
TJ	Junction Temperature		+150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see *Electrical Characteristics*. The ensured specifications apply only to the test conditions listed.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 Handling Ratings

<u></u>						
			MIN	MAX	UNIT	
T <sub>stg</sub>	Storage temperature rang	je	-65	+150	°C	
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2000			
$V_{(ESD)}$	Electrostatic discharge	Machine model (MM)		150	V	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		750		

- (1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 750-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
T <sub>A</sub>	Ambient Temperature Range	-40	25	85	°C
$T_J$	Junction Temperature			125	°C
$V_{CC}$	Core Supply Voltage Range	3.15	3.3	3.45	V
V <sub>CCO</sub>	Output Supply Voltage Range (1) (2)	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	V

<sup>(1)</sup> The output supply voltages/pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be referred to generally as V<sub>CCO</sub> when no distinction is needed, or when the output supply can be inferred by the output bank/type.

### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	LMK00338 RTA0040A 40 PINS <sup>(2)</sup>	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	7.2 (DAP)	*C/VV

<sup>1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Vcco should be less than or equal to Vcc (Vcco ≤ Vcc).

<sup>(2)</sup> Specification assumes 9 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. It is recommended that the maximum number of vias be used in the board layout.



#### 6.5 Electrical Characteristics

Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)(2)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
CURRENT CO	NSUMPTION (3)						
100 0005	Core Supply Current, All Outputs	CLKinX selected			8.5	10.5	mA
ICC_CORE	Disabled	OSCin selected			10	13.5	mA
ICC_HCSL					31	38.5	mA
ICC_CMOS					3.5	5.5	mA
ICCO_HCSL	Additive Output Supply Current, HCSL Banks Enabled	Includes Output Bank E for both banks, RT = 50 bank			68	84	mA
ICCO_CMOS	Additive Output Supply Current,	200 MHz,	Vcco = 3.3 V ±5%		9	10	mA
ICCO_CIVIOS	LVCMOS Output Enabled	$C_L = 5 pF$	$Vcco = 2.5V \pm 5\%$		7	8	mA
POWER SUPP	PLY RIPPLE REJECTION (PSRR)						
PSRR <sub>HCSL</sub> Ripple-Induced Phase Spur Level (4)			156.25 MHz		-72		dBc
PSKKHCSL	Differential HCSL Output	312.5 MHz			-63		ubc
CMOS CONTR	ROL INPUTS (CLKin_SELn, CLKout_1	ΓΥΡΕη, REFout_EN)					
V <sub>IH</sub>	High-Level Input Voltage			1.6		Vcc	V
V <sub>IL</sub>	Low-Level Input Voltage			GND		0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = V <sub>cc</sub> , Internal pull-down resistor				50	μΑ
I <sub>IL</sub>	Low-Level Input Current	V <sub>IL</sub> = 0 V, Internal pull-down resistor		-5	0.1		μΑ
CLOCK INPUT	TS (CLKin0/CLKin0*, CLKin1/CLKin1*	·)					
f <sub>CLKin</sub>	Input Frequency Range <sup>(5)</sup>	Functional up to 400 M Output frequency range per output type (refer to output specifications)	e and timing specified	DC		400	MHz
V <sub>IHD</sub>	Differential Input High Voltage					Vcc	V
V <sub>ILD</sub>	Differential Input Low Voltage	CLKin driven differentia	ally	GND			V
V <sub>ID</sub>	Differential Input Voltage Swing <sup>(6)</sup>			0.15		1.3	V
	-	V <sub>ID</sub> = 150 mV		0.25		Vcc - 1.2	
$V_{CMD}$	Differential Input CMD Common Mode Voltage	V <sub>ID</sub> = 350 mV		0.25		Vcc - 1.1	V
	V <sub>ID</sub> = 800 mV	V <sub>ID</sub> = 800 mV		0.25		Vcc - 0.9	
V <sub>IH</sub>	Single-Ended Input IH High Voltage					VCC	V
V <sub>IL</sub>	Single-Ended Input IL Low Voltage	CLKinX driven single-e		GND			V
V <sub>I_SE</sub>	Single-Ended Input Voltage Swing (7)	coupled), CLKinX* AC		0.3		2	Vpp
V <sub>CM</sub>	Single-Ended Input CM Common Mode Voltage	externally biased within	range	0.25		VCC - 1.2	V

- (1) The output supply voltages/pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be referred to generally as V<sub>CCO</sub> when no distinction is needed, or when the output supply can be inferred by the output bank/type.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) See Power Supply Recommendations for more information on current consumption and power dissipation calculations.
- (4) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the Vcco supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [ (2 \* 10<sup>(PSRR / 20)</sup>) / (π \* f<sub>CLK</sub>) ] \* 1E12
- (5) Specification is ensured by characterization and is not tested in production.
- See Differential Voltage Measurement Terminology for definition of V<sub>ID</sub> and V<sub>OD</sub> voltages.
- (7) Parameter is specified by design, not tested in production.



## **Electrical Characteristics (continued)**

Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			f <sub>CLKin0</sub> = 100 MHz		-84		
100	Mux Isolation, CLKin0 to CLKin1	f <sub>OFFSET</sub> > 50 kHz,	f <sub>CLKin0</sub> = 200 MHz		-82		
ISO <sub>MUX</sub>		$P_{CLKinX} = 0 \text{ dBm}$	f <sub>CLKin0</sub> = 500 MHz		-71		dBc
			f <sub>CLKin0</sub> = 1000 MHz		-65		
CRYSTAL INT	TERFACE (OSCin, OSCout)						•
F <sub>CLK</sub>	External Clock Frequency Range (5)	OSCin driven single-en	ded, OSCout floating			250	MHz
F <sub>XTAL</sub>	Crystal Frequency Range	Fundamental mode cry to 30 MHz) ESR ≤ 125		10		40	MHz
C <sub>IN</sub>	OSCin Input Capacitance				1		pF
HCSL OUTPU	ITS (CLKoutAn/CLKoutAn*, CLKoutB	n/CLKoutBn*)					
f <sub>CLKout</sub>	Output Frequency Range <sup>(5)</sup>	$R_L = 50 \Omega$ to GND, $C_L$	≤ 5 pF	DC		400	MHz
Jitter <sub>ADD_PCle</sub>	Additive RMS Phase Jitter for PCIe 3.0 (5)	PCIe Gen 3, PLL BW = 2-5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 0.6 V/ns		0.03	0.15	ps
Data -	Additive RMS Jitter Integration	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns				
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth to 20 MHz <sup>(9)(10)</sup>	RT = $50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		86		fs
Noise Floor	Noise Floor 6 > 40 MHz (9) (10)	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-161.3		dBc/Hz
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(9)(10)</sup>	RT = $50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-156.3		UBC/HZ
DUTY	Duty Cycle (5)	50% input clock duty c	ycle	45%		55%	
V <sub>OH</sub>	Output High Voltage	T <sub>Δ</sub> = 25 °C, DC Measu	rement.	520	810	920	mV
V <sub>OL</sub>	Output Low Voltage	$R_T = 50 \Omega$ to GND	•	-150	0.5	150	mV
V <sub>CROSS</sub>	Absolute Crossing Voltage <sup>(5)(11)</sup>	$R_L = 50 \Omega$ to GND,		160	350	460	mV
ΔV <sub>CROSS</sub>	Total Variation of V <sub>CROSS</sub>	C <sub>L</sub> ≤ 5 pF				140	mV
t <sub>R</sub>	Output Rise Time 20% to 80% (11)(7)	250 MHz, Uniform tran	smission line up to 10		300	500	ps
t <sub>F</sub>	Output Fall Time 80% to 20% (11)(7)	in. with 50- $\Omega$ characteristic RL = 50 $\Omega$ to GND, C <sub>L</sub>			300	500	ps

<sup>(8)</sup> The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to Crystal Interface for crystal drive level considerations.

<sup>(9)</sup> The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

<sup>(10)</sup> Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

<sup>(11)</sup> AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.



### **Electrical Characteristics (continued)**

Unless otherwise specified:  $Vcc = 3.3 \text{ V} \pm 5\%$ ,  $Vcco = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)(2)

	PARAMETER	TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
LVCMOS OU	TPUT (REFout)						
f <sub>CLKout</sub>	Output Frequency Range <sup>(5)</sup>	CL ≤ 5 pF		DC		250	MHz
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(12)</sup>	Vcco = 3.3 V, CL ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		95		fs
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(9)</sup> (10)	Vcco = 3.3 V, CL ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		-159.3		dBc/Hz
DUTY	Duty Cycle <sup>(5)</sup>	50% input clock duty cy	/cle	45%		55%	
V <sub>OH</sub>	Output High Voltage	1 mA load		Vcco - 0.1			V
V <sub>OL</sub>	Output Low Voltage					0.1	V
	Output High Current (Source)		Vcco = 3.3 V		28		A
I <sub>OH</sub>			Vcco = 2.5 V		20		mA
		Vo = Vcco / 2			28		_
I <sub>OL</sub>	Output Low Current (Sink)	_	Vcco = 2.5 V		20		mA
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(11)(7)</sup>	250 MHz, Uniform transmission line up to 10			225	400	ps
t <sub>F</sub>	Output Fall Time 80% to 20% (11)(7)	in. with 50-Ω characteri 50 Ω to GND, CL ≤ 5 p			225	400	ps
t <sub>EN</sub>	Output Enable Time <sup>(13)</sup>	0 45 25				3	cycles
t <sub>DIS</sub>	Output Disable Time (13)	C <sub>L</sub> ≤ 5 pF				3	cycles
PROPAGATION	ON DELAY and OUTPUT SKEW						
t <sub>PD_HCSL</sub>	Propagation Delay CLKin-to-HCSL <sup>(11)(7)</sup>	$R_T = 50 \Omega$ to GND, $C_L \le 5 pF$		295	590	885	ps
	Propagation Delay CLKin-to-	01 < 5 = 5	Vcco = 3.3 V	900	1475	2300	
t <sub>PD_CMOS</sub>	LVCMOS <sup>(11)(7)</sup>	CL ≤ 5 pF		1000	1550	2700	ps
t <sub>SK(O)</sub>	Output Skew <sup>(5)(11)(14)</sup>	Skew specified betwee	n any two CLKouts.		30	50	ps
t <sub>SK(PP)</sub>	Part-to-Part Output Skew LVPECL/LVDS/HCSL <sup>(11)(7)(14)</sup>	Load conditions are the delay specifications.	Load conditions are the same as propagation			120	ps

<sup>(12)</sup> For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J<sub>ADD</sub>) is calculated using Method #1: J<sub>ADD</sub> = SQRT(J<sub>OUT</sub><sup>2</sup> - J<sub>SOURCE</sub><sup>2</sup>), where J<sub>OUT</sub> is the total RMS jitter measured at the output driver and J<sub>SOURCE</sub> is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J<sub>ADD</sub> = SQRT(2\*10<sup>dBc/10</sup>) / (2\*π\*f<sub>CLK</sub>), where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10\*log<sub>10</sub>(20 MHz - 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in *Typical Characteristics*.


<sup>(13)</sup> Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout\_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout\_EN is pulled low. The REFout\_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.

<sup>(14)</sup> Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.



## 6.6 Typical Characteristics


Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 ^{\circ}\text{C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ .



## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 ^{\circ}\text{C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ .







Figure 7. PSRR vs. Ripple Frequency @ 156.25 MHz









Figure 9. Propagation Delay vs. Temperature

Figure 10. Crystal Power Dissipation vs. R<sub>LIM</sub>






Figure 12. HCSL Phase Noise @ 100 MHz



### 7 Parameter Measurement Information

### 7.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground; it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{OD}$  as described above.

Figure 13 illustrates the two different definitions side-by-side for inputs and Figure 14 illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  (or  $V_{OD}$ ) definition show the DC levels,  $V_{IH}$  and  $V_{OL}$  (or  $V_{OH}$  and  $V_{OL}$ ), that the non-inverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V<sub>ID</sub> and V<sub>OD</sub> are often defined as volts (V) and V<sub>SS</sub> is often defined as volts peak-to-peak (V<sub>PP</sub>).




Figure 13. Two Different Definitions for Differential Input Signals




Figure 14. Two Different Definitions for Differential Output Signals

Refer to "Common Data Transmission Parameters and their Definitions", Application Note AN-912 (SNLA036), for more information.




## 8 Detailed Description

#### 8.1 Overview

The LMK00338 is an 8-output PCIe Gen1/Gen2/Gen3 clock fanout buffer with low additive jitter that can operate up to 400 MHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 4 HCSL outputs, one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 40-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Crystal Power Dissipation vs. R<sub>IIM</sub>

For Figure 10, the following applies:

- The typical RMS jitter values in the plots show the total output RMS jitter (J<sub>OUT</sub>) for each output buffer type and the source clock RMS jitter (J<sub>SOURCE</sub>). From these values, the Additive RMS Jitter can be calculated as: J<sub>ADD</sub> = SQRT(J<sub>OUT</sub><sup>2</sup> - J<sub>SOURCE</sub><sup>2</sup>)
- 20 MHz crystal characteristics: Abracon ABL series, AT cut, C<sub>L</sub> = 18 pF, C<sub>0</sub> = 4.4 pF measured (7 pF max), ESR = 8.5 Ω measured (40 Ω max), and Drive Level = 1 mW max (100 µW typical).
   40 MHz crystal characteristics: Abracon ABLS2 series, AT cut, C<sub>L</sub> = 18 pF, C<sub>0</sub> = 5 pF measured (7 pF max), ESR = 5 Ω measured (40 Ω max), and Drive Level = 1 mW max (100 µW typical).



### **Feature Description (continued)**

#### 8.3.2 Clock Inputs

The input clock can be selected from CLKin0/CLKin0\*, CLKin1/CLKin1\*, or OSCin. Clock input selection is controlled using the CLKin\_SEL[1:0] inputs as shown in Table 1. Refer to *Driving the Clock Inputs* for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start-up and its clock will be distributed to all outputs. Refer to *Crystal Interface* for more information. Alternatively, OSCin may be be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

**Table 1. Input Selection** 

CLKin_SEL1	CLKin_SEL0	SELECTED INPUT
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	X	OSCin

Table 2 shows the output logic state vs. input state when either CLKin0/CLKin0\* or CLKin1/CLKin1\* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

Table 2. CLKin Input vs. Output States

STATE of SELECTED CLKin	STATE of ENABLED OUTPUTS
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high

### 8.3.3 Clock Outputs

The HCSL output buffer for Bank A and Bank B outputs can be separately disabled to Hi-Z using the CLKoutA\_EN and CLKoutB\_EN inputs, respectively, as shown in Table 3. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, it is recommended to disable/Hi-Z the bank to reduce power. Refer to *Termination and Use of Clock Drivers* for more information on output interface and termination techniques.

#### NOTE

For best soldering practices, the minimum trace length for any unused output pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

**Table 3. Differential Output Buffer Type Selection** 

CLKoutX_EN	CLKoutX BUFFER TYPE (BANK A or B)				
0	HCSL				
1	Disabled (Hi-Z)				



### 8.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the Vcco voltage. REFout can be enabled or disabled using the enable input pin, REFout EN, as shown in Table 4.

### **Table 4. Reference Output Enable**

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout\_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within 3 cycles (t<sub>EN</sub>) of the input clock after REFout\_EN is toggled high. REFout will be disabled within 3 cycles (t<sub>DIS</sub>) of the input clock after REFout\_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1  $k\Omega$  load to ground, then the output will be pulled to low when disabled.

### 8.4 Device Functional Modes

### 8.4.1 V<sub>CC</sub> and V<sub>CCO</sub> Power Supplies

The LMK00338 has a 3.3 V core power supply ( $V_{CC}$ ) and 3 independent 3.3 V/2.5 V output power supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for HCSL are relatively constant over the specified Vcco range. Refer to *Power Supply Recommendations* for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

### **NOTE**

Care should be taken to ensure the Vcco voltages do not exceed the Vcc voltage to prevent turning-on the internal ESD protection circuitry.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

A common PCIe application, such as a server card, consists of several building blocks, which all need a reference clock. In the mostly used Common RefClk architecture, the clock is distributed from a single source to both RX and TX. This requires either a Clock generator with high output count or a buffer like the LMK00338. The buffer simplifies the clocking tree and provides a cost and space optimized solution. While using a buffer to distribute the clock, the additive jitter needs to be considered. The LMK00338 is an ultra-low additive jitter PCIe clock buffer suitable for all current and future PCIe Generations.

### 9.2 Typical Applications




Figure 15. Example PCI Express Application Diagram

### 9.2.1 Design Requirements

#### 9.2.1.1 Driving the Clock Inputs

The LMK00338 has two universal inputs (CLKin0/CLKin0\* and CLKin1/CLKin1\*) that can accept AC- or DC-coupled 3.3V/2.5V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in the *Electrical Characteristics*. The device can accept a wide range of signals due to its wide input common mode voltage range ( $V_{CM}$ ) and input voltage swing ( $V_{ID}$ ) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the  $V_{CM}$  range. Refer to *Termination and Use of Clock Drivers* for signal interfacing and termination techniques.



### **Typical Applications (continued)**

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the Noise Floor vs. CLKin Slew Rate and RMS Jitter vs. CLKin Slew Rate plots in *Typical Characteristics*.

While it is recommended to drive the CLKin/CLKin\* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the Single-Ended Input specifications for CLKin pins listed in the *Electrical Characteristics*. For large single-ended input signals, such as 3.3V or 2.5V LVCMOS, a 50- $\Omega$  load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in Figure 16. The output impedance of the LVCMOS driver plus Rs should be close to 50  $\Omega$  to match the characteristic impedance of the transmission line and load termination.




Figure 16. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC coupled to CLKinX as shown in Figure 17. A  $50-\Omega$  load resistor should be placed near the CLKinX input for signal attenuation and line termination. Because half of the single-ended swing of the driver ( $V_{O,PP}$  / 2) drives CLKinX, CLKinX\* should be externally biased to the midpoint voltage of the attenuated input swing (( $V_{O,PP}$  / 2) × 0.5). The external bias voltage should be within the specified input common voltage ( $V_{CM}$ ) range. This can be achieved using external biasing resistors in the k $\Omega$  range ( $V_{CM}$ ) and  $V_{CM}$ 0 or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 17. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing



## **Typical Applications (continued)**

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 18. The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either differential input (CLKinX) since it offers higher operating frequency, better common mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 18. Driving OSCin with a Single-Ended Input

## 9.2.1.2 Crystal Interface

The LMK00338 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 19.




Figure 19. Crystal Interface

The load capacitance ( $C_L$ ) is specific to the crystal, but usually on the order of 18 - 20 pF. While  $C_L$  is specified for the crystal, the OSCin input capacitance ( $C_{IN}$  = 1 pF typical) of the device and PCB stray capacitance ( $C_{STRAY}$  ~ 1~3 pF) can affect the discrete load capacitor values,  $C_1$  and  $C_2$ .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$
(1)

Typically,  $C_1 = C_2$  for optimum symmetry, so Equation 1 can be rewritten in terms of  $C_1$  only:

$$C_{L} = C_{1}^{2} / (2 * C_{1}) + C_{IN} + C_{STRAY}$$
 (2)

Finally, solve for C<sub>1</sub>:

$$C_1 = (C_L - C_{IN} - C_{STRAY})^*2$$
 (3)

(4)

## **Typical Applications (continued)**

*Electrical Characteristics* provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal, P<sub>XTAL</sub>, can be computed by:

$$P_{XTAL} = I_{RMS}^2 * R_{ESR}^* (1 + C_0/C_L)^2$$

#### where

- I<sub>RMS</sub> is the RMS current through the crystal.
- R<sub>ESR</sub> is the max. equivalent series resistance specified for the crystal
- C<sub>L</sub> is the load capacitance specified for the crystal
- ullet  $C_0$  is the min. shunt capacitance specified for the crystal

I<sub>RMS</sub> can be measured using a current probe (for example, Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in Figure 19, an external resistor,  $R_{LIM}$ , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with  $R_{LIM}$  shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with  $R_{LIM}$  shorted, then a zero value for  $R_{LIM}$  can be used. As a starting point, a suggested value for  $R_{LIM}$  is 1.5 k $\Omega$ .

### 9.2.2 Detailed Design Procedure

### 9.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
  - HCSL drivers are switched current outputs and require a DC path to ground via 50 Ω termination.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage)
  for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage
  level; in this case, the signal should normally be AC coupled.

### 9.2.2.2 Termination for DC Coupled Differential Operation

For DC coupled operation of an HCSL driver, terminate with 50  $\Omega$  to ground near the driver output as shown in Figure 20. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50  $\Omega$  termination resistors.




Figure 20. HCSL Operation, DC Coupling




## **Typical Applications (continued)**

### 9.2.2.3 Termination for AC Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

### 9.2.3 Application Curves



(5)



## 10 Power Supply Recommendations

### 10.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in *Electrical Characteristics* can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V<sub>CC</sub> core supply current (I<sub>CC TOTAL</sub>) can be calculated using Equation 5:

 $I_{CC\_TOTAL} = I_{CC\_CORE} + I_{CC\_BANK\_A} + I_{CC\_BANK\_B} + I_{CC\_CMOS}$ 

#### where

- I<sub>CC CORE</sub> is the current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- $I_{\text{CC\_BANK\_A}}$  is the current for Bank A.
- $I_{CC\_BANK\_B}$  is the current for Bank B.
- $I_{CC\ CMOS}$  is the current for the LVCMOS output (or 0 mA if REFout is disabled).

Since the output supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ) can be powered from 3 independent voltages, the respective output supply currents ( $I_{CCO\_BANK\_A}$ ,  $I_{CCO\_BANK\_B}$ , and  $I_{CCO\_CMOS}$ ) should be calculated separately.  $I_{CCO\_BANK}$  for either Bank A or B can be directly taken from the corresponding output supply current spec (I<sub>CCO HCSL</sub>) provided the output loading matches the specified conditions. Otherwise, I<sub>CCO BANK</sub> should be calculated as follows:

$$I_{CCO\_BANK} = I_{BANK\_BIAS} + (N * I_{OUT\_LOAD})$$

#### where

- I<sub>BANK BIAS</sub> is the output bank bias current (fixed value).
- I<sub>OUT LOAD</sub> is the DC load current per loaded output pair.
- N is the number of loaded output pairs per bank (N = 0 to 4).

(6)

Table 5 shows the typical I<sub>BANK BIAS</sub> values and I<sub>OUT LOAD</sub> expressions for HCSL.

Table 5. Typical Output Bank Bias and Load Currents

CURRENT PARAMETER	HCSL
I <sub>BANK_BIAS</sub>	4.8 mA
I <sub>OUT_LOAD</sub>	$V_{OH}/R_{T}$

Once the current consumption is calculated for each supply, the total power dissipation (P<sub>TOTAL</sub>) can be calculated as:

$$P_{\text{TOTAL}} = (V_{\text{CC}}^* I_{\text{CC}\_\text{TOTAL}}) + (V_{\text{CCOA}}^* I_{\text{CCO}\_\text{BANK}\_A}) + (V_{\text{CCOB}}^* I_{\text{CCO}\_\text{BANK}\_B}) + (V_{\text{CCOC}}^* I_{\text{CCO}\_\text{CMOS}})$$
(7)

If the device configuration is configured with HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (PRT HCSL). The external power dissipation values can be calculated as follows:

$$P_{RT\_HCSL} (per HCSL pair) = V_{OH}^2 / R_T$$
 (8)

Finally, the IC power dissipation (P<sub>DEVICE</sub>) can be computed by subtracting the external power dissipation values from P<sub>TOTAL</sub> as follows:

P<sub>DEVICE</sub> = P<sub>TOTAL</sub> - N\*P<sub>RT\_HCSL</sub>

where

#### • N<sub>2</sub> is the number of HCSL output pairs with termination resistors to GND. (9)

### 10.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate worst-case power dissipation. In this case, the maximum supply voltage and supply current values specified in Electrical Characteristics are used.

- $V_{CC} = V_{CCO} = 3.465 \text{ V. Max } I_{CC} \text{ and } I_{CCO} \text{ values.}$
- CLKin0/CLKin0\* input is selected.
- Banks A and B are enabled: all outputs terminated with 50  $\Omega$  to GND.
- REFout is enabled with 5 pF load.
- $T_A = 85 \, ^{\circ}C$



Using the power calculations from the previous section and maximum supply current specifications, we can compute  $P_{TOTAL}$  and  $P_{DEVICE}$ .

- From Equation 5: I<sub>CC TOTAL</sub> = 10.5 mA + 38.5 mA + 38.5 mA + 5.5 mA = 93 mA
- From I<sub>CCO HCSL</sub> max spec: I<sub>CCO BANK A</sub> = I<sub>CCO BANK B</sub> = 84 mA
- From Equation 7: P<sub>TOTAL</sub> = 3.465 V \* (93 mA + 84 mA + 84 mA + 10 mA) = 939 mW
- From Equation 8:  $P_{RT HCSL} = (0.92V)2/50\Omega = 16.9 \text{ mW}$  (per output pair)
- From Equation 9: P<sub>DEVICE</sub> = 939 mW (8 \* 16.9 mW) = 803.8 mW

In this worst-case example, the IC device will dissipate about 803.8 mW or 85.6 of the total power (939 mW), while the remaining 14.4% will be dissipated in the termination resistors (135.2 mW for 8 pairs). Based on  $\theta_{JA}$  of 31.4 °C/W, the estimated die junction temperature would be about 25.2 °C above ambient, or 110.2 °C when  $T_A$  = 85 °C.

## 10.2 Power Supply Bypassing

The Vcc and Vcco power supplies should have a high-frequency bypass capacitor, such as 0.1 uF or 0.01 uF, placed very close to each supply pin. 1 uF to 10 uF decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

## 10.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so on. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00338, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00338, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the Vcco supply. The PSRR test setup is shown in Figure 23.




Figure 23. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the Vcco supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the Vcco pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on Vcco = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz



## **Power Supply Bypassing (continued)**

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

$$DJ (ps pk-pk) = [(2*10^{(PSRR/20)}) / (\pi*f_{CLK})] * 10^{12}$$
(10)

The PSRR vs. Ripple Frequency plots in *Typical Characteristics* show the ripple-induced phase spur levels at 156.25 MHz and 312.5 MHz. The LMK00338 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range. The phase spur levels for HCSL are below -72 dBc at 156.25 MHz and below -63 dBc at 312.5 MHz. Using Equation 10, these phase spur levels translate to Deterministic Jitter values of 1.02 ps pk-pk at 156.25 MHz and 1.44 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for Vcco = 3.3 V under the same ripple amplitude and frequency conditions.



## 11 Layout

### 11.1 Layout Guidelines

- For DC coupled operation of an HCSL driver, terminate with 50  $\Omega$  to ground near the driver output as shown in Figure 24.
- Keep the connections between the bypass capacitors and the power supply on the device as short as possible
- Ground the other side of the capacitor using a low impedance connection to the ground plane
- If the capacitors are mounted on the back side, 0402 components can be employed; however, soldering to the Thermal Dissipation Pad can be difficult
- · For component side mounting, use 0201 body size capacitors to facilitate signal routing

## 11.2 Layout Example




Figure 24. LMK00338 Layout Example



### 11.3 Thermal Management

Power dissipation in the LMK00338 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate, T<sub>A</sub> (ambient temperature) plus device power dissipation times R<sub>B,IA</sub> should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 25. More information on soldering WQFN packages can be obtained at: http://www.ti.com/packaging.




Figure 25. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 25 should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.



## 12 器件和文档支持

### 12.1 文档支持

### 12.1.1 相关文档

如需相关文档,请参见以下内容:

- 《焊接相关的最大绝对额定值》(SNOA549)。
- 应用手册 AN-912《通用数据传输参数及其定义》(SNLA036)
- "如何优化 PCIe 应用中的时钟分配", 德州仪器 (TI) E2E 社区论坛。
- 《LMK00338EVM 用户指南》(SNAU155)。
- 《半导体和 IC 封装热指标》(SPRA953)。

### 12.2 商标

All trademarks are the property of their respective owners.

### 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司



## PACKAGE OPTION ADDENDUM

11-Nov-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Giy	(2)	(6)	(3)		(4/5)	
LMK00338RTAR	ACTIVE	WQFN	RTA	40	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	K00338	Samples
LMK00338RTAT	ACTIVE	WQFN	RTA	40	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	K00338	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**


11-Nov-2014


In no event shall TI's liabili	ty arising out of such information	exceed the total purchase	price of the TI part(s) at issue	in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Sep-2016


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00338RTAR	WQFN	RTA	40	1000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
LMK00338RTAT	WQFN	RTA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1

www.ti.com 20-Sep-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00338RTAR	WQFN	RTA	40	1000	367.0	367.0	38.0
LMK00338RTAT	WQFN	RTA	40	250	210.0	185.0	35.0

#### 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司