## 特性

- 低功耗出色性能：
- 低噪声合成器（ $265 \mathrm{fs}-\mathrm{ms}$ 典型抖动）或者低噪声抖动清除器（ $1.6 \mathrm{ps}-\mathrm{ms}$ 典型抖动）
- 0．5W 典型功耗
- 高度通道到通道隔离和出色电源抑制比（PSRR）
- 通过灵活的 $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ 和 3.3 V 电源，可定制器件性能，从而实现混合输出电压
- 灵活的频率规划：
- 支持与低压正射极耦合逻辑（LVPECL）相似的，CML，或者与低压差分信号（LVDS）相似的信令的 $4 x$ 整数向下分频差分时钟输出
－支持主机时钟信号电平（HCSL），与 LVDS 相似的信令，或者 8 个 CMOS 输出的 4 x 小数或者整数分频差分时钟输出
－小数输出分频器可实现 $0 p p m$ 至 $<1 \mathrm{ppm}$ 的频率误差并且免除了对于晶体振荡器和其它是时钟生成器的需要
- 输出频率高达 800 MHz
- 两个差分输入，XTAL 支持，智能开关功能
- SPI，$I^{2} C$ 设定的充电参数 ${ }^{T M}$ ，和引脚可编程
- 用于快速设计周转时间的专业用户图形用户界面 （GUI）
－ $7 \times 7 \mathrm{~mm} 48$ 引脚四方扁平无引线（QFN）封装 （RGZ）
－$-40^{\circ} \mathrm{C} 85{ }^{\circ} \mathrm{C}$ 温度范围
应用范围
- 基带时钟（无线基础设施）
- 网络和数据通信
- Keystone C66x 多核数字信号处理器（DSP）时钟
- 存储服务器，便携式测试设备，
- 医疗成像，高端 A／V


## 说明

CDCM6208 是一款多用途，低抖动低功率频率合成器，此合成器可从两个输入中的一个生成 8 个低抖动时钟输出，这 8 个输出可在 与 LVPECL 相似的高摆幅 CML，正常摆幅 CML，与 LVDS 相似的低功耗 CML，HCSL，或者 LVCMOS 中进行选择，而两个输入针对多种无线基础设施基带，无线数据通信，计算，低功耗医疗成像和便携式测试和测量应用特有一个低频晶振或者 CML，LVPECL，LVDS，或者 LVCMOS 信号。CDCM6208 还特有一个创新的小数分频器架构，此架构使得其输出的四个能够生成频率精度好于 1 ppm 的任一频率。通过 $\mathrm{I}^{2} \mathrm{C}$ 或者串行外设接口（SPI）编程接口，可很简便地对 CDCM6208 进行配置，使用所提供的引脚模式中的控制引脚将器件设置成 32 个不同的预编程配置中的一个。


Please be aware that an important notice concerning availability，standard warranty，and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet． KeyStone is a trademark of Texas Instruments． $1^{2} \mathrm{C}$ 设定的充电参数 is a trademark of NXP B．V．Corporation．

These devices have limited built－in ESD protection．The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates．

## 说明（继续）

在合成器模式中，使用整数分频器的输出的总体输出抖动性能少于 $0.5 \mathrm{ps}-\mathrm{rms}(10 \mathrm{k}-20 \mathrm{MHz}$ ）或者的 $20 \mathrm{ps}-\mathrm{pp}$（释放的）并且根据预分频输出频率，使用分数分频器的输出的总体输出抖动性能介于 50 至 $220 \mathrm{ps}-\mathrm{pp}(10 \mathrm{k}-40 \mathrm{MHz})$ 。

在抖动清除器模式中，使用整数分频器的输出的总体输出抖动少于 $2.1 \mathrm{ps}-\mathrm{rms}(10 \mathrm{k}-20 \mathrm{MHz})$ 或者 $40 \mathrm{ps}-\mathrm{pp}$ ，使用分数分频器的输出的总体输出抖动少于 70 ps 至 $240 \mathrm{ps}-\mathrm{pp}$ 。 CDCM6208封装在一个小型 48 引脚 $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ 四方扁平无引线（QFN）封装。

## Additional list of FEATURES

Supply Voltage：The CDCM6208 supply is internally regulated．Therefore each core and I／O supply can be mixed and matched in any order according to the application needs．The device jitter performance is independent of supply voltage．

Frequency Range：The PLL includes dual reference inputs with input multiplexer，charge pump，loop filter，and VCO that operates from 2.39 GHz to 2.55 GHz （CDCM6208V1）and 2.94 GHz to 3.13 GHz （CDCM6208V2）．
Reference inputs：The primary and secondary reference inputs support differential and single ended signals from 8 kHz to 250 MHz ．The secondary reference input also supports crystals from 10 MHz to 50 MHz ．There is a 4－bit reference divider available on the primary reference input．The input mux between the two references supports simply switching or can be configured as Smart MUX and supports glitchless input switching．
Divider and Prescaler：In addition to the 4－bit input divider of the primary reference a 14－b input divider at the output of input MUX and a cascaded 8－b and 10－b continuous feedback dividers are available．Two independent prescaler dividers offer divide by $/ 4, / 5$ and $/ 6$ options of the VCO frequency of which any combination can then be chosen for a bank of 4 outputs（ 2 with fractional dividers and 2 that share an integer divider）through an output MUX．A total of 2 output MUXes are available．
Phase Frequency Detector and Charge Pump：The PFD input frequency can range from 8 kHz to 100 MHz ． The charge pump gain is programmable and the loop filter consists of internal＋partially external passive components and supports bandwidths from a few Hz up to 400 kHz ．
Phase Noise：The Phase Noise performance of the device can be summarized to：
Table 1．Synthesizer Mode（Loop filter BW＞250 kHz）

| Random Jitter（all outputs） |  |  | Total Jitter <br> Maximum |  |
| :---: | :---: | :---: | :---: | :---: |
| Typical | Maximum |  |  |  |
| $10 \mathrm{k}-20 \mathrm{MHz}$ | $10 \mathrm{k}-20 \mathrm{MHz}$ | $10 \mathrm{k}-100 \mathrm{MHz}$ | Integer divider DJ－unbound RJ $10 \mathrm{k}-20 \mathrm{MHz}$ | Fractional divider DJ $10 \mathrm{k}-40 \mathrm{MHz}$ RJ $10 \mathrm{k}-20 \mathrm{MHz}$ |
| $0.27 \mathrm{ps}-\mathrm{rms}$（Integer division） <br> 0.7 ps －rms（fractional div） | 0.5 ps－rms（int div） | 0.625 ps－rms（int div） | 20 ps －pp ${ }^{(1)}$ | $\begin{aligned} & \text { 50-220 ps-pp, } \\ & \text { see Figure 4 } \end{aligned}$ |

（1） $\mathrm{T}_{\mathrm{J}}=20 \mathrm{ps}_{\mathrm{pp}}$ applies for LVPECL，CML，and LVDS signaling． $\mathrm{T}_{\mathrm{J}}$ lab characterization measured $8 \mathrm{ps}_{\mathrm{pp}}$ ，（typical）and $12 \mathrm{ps}_{\mathrm{pp}}$（max）over PVT．

Table 2．Jitter Cleaner Mode（Loop filter BW＜ 1 kHz）

| Random Jitter（all outputs） |  |  | Total Jitter <br> Maximum |  |
| :---: | :---: | :---: | :---: | :---: |
| Typical | Maximum |  |  |  |
| $10 \mathrm{k}-20 \mathrm{MHz}$ | $10 \mathrm{k}-20 \mathrm{MHz}$ | 10k－100MHz | Integer divider DJ unbound RJ 10k－20MHz | Fractional divider DJ $10 \mathrm{k}-40 \mathrm{MHz}$ RJ $10 \mathrm{k}-20 \mathrm{MHz}$ |
| 1.6 ps－rms（Integer division） <br> $2.3 \mathrm{ps}-\mathrm{rms}$（fractional div） $10 \mathrm{k}-20 \mathrm{MHz}$ | 2.1 ps－rms（int div） | 2.14 ps－rms（int div） | $40 \mathrm{ps}-\mathrm{pp}$ | $\begin{aligned} & \text { 70-240 ps-pp, } \\ & \text { see Figure } 4 \end{aligned}$ |

Spurious Performance: The spurious performance is as follows:

- Less than -80 dBc spurious from PFD/reference clocks at 122.88 MHz output frequency in the Nyquist range.
- Less than -68 dBc spurious from output channel-to-channel coupling on the victim output at differential signaling level operated at 122.88 MHz output frequency in the Nyquist range.


## Device outputs:

The Device outputs offer multiple signaling formats: high-swing CML (LVPECL like), normal-swing CML (CML), low-swing CML (LVDS like), HCSL, and LVCMOS signaling.

Table 3.

| Outputs | LVPECL | CML | LVDS | HCSL | LVCMOS | Output Divider | Frequency range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Y}[3: 0]$ | X | X | X |  |  | Integer only | $1.55-800 \mathrm{MHz}$ |
| $\mathrm{Y}[7: 4]$ |  |  | X | X | X | Integer | $1.55-800 \mathrm{MHz}$ |
|  |  |  |  |  |  | $1.00-400 \mathrm{MHz}$ |  |

Outputs [Y0:Y3] are driven by 8-b continuous integer dividers per pair. Outputs [Y4:Y7] are each driven by 20-b fractional dividers that can achieve any frequency with better than 1ppm frequency accuracy. The output skew is typically less than 40 ps for differential outputs. The LVCMOS outputs support adjustable slew rate control to control EMI. Pairs of 2 outputs can be operated at $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V power supply voltage.

Device Configuration:32 distinct pin modes are available that cover many common use cases without the need for any serial programming of the device. For maximum flexibility the device also supports SPI and $I^{2} \mathrm{C}$ programming. $I^{2} \mathrm{C}$ offers 4 distinct addresses to support up to 4 devices on the same programming lines.


Figure 1. Typical use case: CDCM6208 Example in Wireless Infrastructure Baseband Application

## Typical Device Jitter



Figure 2. Typical Device Output Phase Noise and Jitter for 25 MHz and 312.5 MHz


Figure 3. Phase Noise Plot for Jitter Cleaning Mode (blue) and Synthesizer Mode (green)

INSTRUMENTS

## DEVICE INFORMATION

High-level Block Diagram of CDCM6208


Table 4. CDCM6208 Pin Assignments

| PIN |  | I/O | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| NAME | Number |  |  |  |
| PRI_REFP | 8 | Input | Universal | Primary Reference Input + |
| PRI_REFN | 9 | Input | Universal | Primary Reference Input - |
| VDD_PRI_REF | 7 | PWR | Analog | Supply pin for reference inputs to set between 1.8 V , 2.5 V, or 3.3 V or connect to VDD_SEC_REF. |
| SEC_REFP | 11 | Input | Universal | Secondary Reference Input + |
| SEC_REFN | 12 | Input | Universal | Secondary Reference Input - |
| VDD_SEC_REF | 10 | PWR | Analog | Supply pin for reference inputs to set between 1.8 V , 2.5 V , or 3.3 V or connect to VDD_PRI_REF ${ }^{(1)}$. |
| REF_SEL | 6 | Input | LVCMOS w/ 50k $\Omega$ pull-up | Manual Reference Selection MUX for PLL. In SPI or ${ }^{2} \mathrm{C}$ mode the reference selection is also controlled through Register 4 bit 12.REF_SEL $=0\left(\leq \mathrm{V}_{\mathrm{IL}}\right)$ : selects PRI_REFREF_SEL = $1\left(\geq \mathrm{V}_{\mathrm{IH}}\right)$ : selects SEC_REF (when Reg $4.12=1$ ). See Table 7 for detail. |
| ELF | 41 | Output | Analog | External loop filter pin for PLL |
| YO_P | 14 | Output | Universal | Output 0 Positive Terminal |
| YO_N | 15 | Output | Universal | Output 0 Negative Terminal |
| Y1_P | 17 | Output | Universal | Output 1 Positive Terminal |
| Y1_N | 16 | Output | Universal | Output 1 Negative Terminal |
| $\begin{aligned} & \text { VDD_Y0_Y1 (2 } \\ & \text { pins) } \end{aligned}$ | 13, 18 | PWR | Analog | Supply pin for outputs 0 , 1 to set between 1.8 V , 2.5 V or 3.3 V |
| Y2_P | 20 | Output | Universal | Output 2 Positive Terminal |
| Y2_N | 21 | Output | Universal | Output 2 Negative Terminal |
| Y3_P | 23 | Output | Universal | Output 3 Positive Terminal |
| Y3_N | 22 | Output | Universal | Output 3 Negative Terminal |
| VDD_Y2_Y3 (2 pins) | 19, 24 | PWR | Analog | Supply pin for outputs 2 , 3 to set between 1.8 V , 2.5 V or 3.3 V |
| Y4_P | 26 | Output | Universal | Output 4 Positive Terminal |
| Y4_N | 25 | Output | Universal | Output 4 Negative Terminal |
| VDD_Y4 | 27 | PWR | Analog | Supply pin for output 4 to set between $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V |
| Y5_P | 29 | Output | Universal | Output 5 Positive Terminal |
| Y5_N | 28 | Output | Universal | Output 5 Negative Terminal |
| VDD_Y5 | 30 | PWR | Analog | Supply pin for output 5 to set between $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V |
| Y6_P | 32 | Output | Universal | Output 6 Positive Terminal |
| Y6_N | 33 | Output | Universal | Output 6 Negative Terminal |
| VDD_Y6 | 31 | PWR | Analog | Supply pin for output 6 to set between $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V |
| Y7_P | 35 | Output | Universal | Output 7 Positive Terminal |
| Y7_N | 36 | Output | Universal | Output 7 Negative Terminal |
| VDD_Y7 | 34 | PWR | Analog | Supply pin for output 7 to set between $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V |
| VDD_VCO | 39 | PWR | Analog | Analog power supply for PLL/VCO; This pin is sensitive to power supply noise; The supply of this pin and the VDD_PLL2 supply pin can be combined as they are both analog and sensitive supplies; |
| VDD_PLL1 | 37 | PWR | Analog | Analog Power Supply Connections |
| VDD_PLL2 | 38 | PWR | Analog | Analog Power Supply Connections; This pin is sensitive to power supply noise; The supply of VDD_PLL2 and VDD_VCO can be combined as these pins are both power-sensitive, analog supply pins |
| DVDD | 48 | PWR | Analog | Digital Power Supply Connections; This is also the reference supply voltage for all control inputs and must match the expected input signal swing of control inputs. |
| GND | PAD | PWR | Analog | Power Supply Ground and Thermal Pad |
| STATUS0 | 46 | Output | LVCMOS | Status pin 0 (see Table 14 for details) |

(1) If Secondary input buffer is disabled (Register 4 Bit $5=0$ ), it is possible to connect VDD_SEC_REF to GND.

Table 4. CDCM6208 Pin Assignments (continued)

| PIN |  | I/O |  | TYPE |
| :--- | :--- | :--- | :--- | :--- |
| NAME | Number | $\quad$ DESCRIPTION |  |  |

(2) Note: the device cannot be programmed in $\mathrm{I}^{2} \mathrm{C}$ while RESETN is held low.

ORDERING INFORMATION

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGED DEVICES | FEATURES |
| :---: | :---: | :--- |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | CDCM6208V1RGZT | 48 -pin QFN (RGZ) Package, small tape and reel |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | CDCM6208V2RGZT | 48 -pin QFN (RGZ) Package, small tape and reel |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | CDCM6208V1RGZR | 48 -pin QFN (RGZ) Package, tape and reel |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | CDCM6208V2RGZR | 48 -pin QFN (RGZ) Package, tape and reel |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage Range, VDD_PRI, VDD_SEC, VDD_Yx_Yy, VDD_PLL[2:1], DVDD | -0.5 | 4.6 | V |
| Input Voltage Range CMOS control inputs, $\mathrm{V}_{\mathrm{IN}}$ | -0.5 | $\begin{gathered} 4.6 \\ \text { AND } \\ \mathrm{V}_{\text {DVDD }}+0.5 \end{gathered}$ | V |
| Input Voltage Range PRI/SEC inputs |  | $\begin{gathered} \hline 4.6 \\ \text { AND } \\ \text { V }_{\text {VDDPRI.SEC }}+0.5 \end{gathered}$ | V |
| Output Voltage Range, $\mathrm{V}_{\text {OUT }}$ | -0.5 | $\mathrm{V}_{Y \mathrm{Y} Y \mathrm{y}}+0.5$ | V |
| Input Current, $\mathrm{I}_{\text {IN }}$ |  | 20 | mA |
| Output Current, IOUT |  | 50 | mA |
| Storage Temperature Range, $\mathrm{T}_{\text {STG }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature, $\mathrm{T}_{J}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge (HBM), ESD |  | 2 | kV |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{VDD}, Y x \_Y \\ & \mathrm{y} \end{aligned}$ | Output Supply Voltage | 1.71 | 1.8/2.5/3.3 | 3.465 | V |
| VDD PLL1 VDD_PLL2 | Core Analog Supply Voltage | 1.71 | 1.8/2.5/3.3 | 3.465 | V |
| DVDD | Core Digital Supply Voltage | 1.71 | 1.8/2.5/3.3 | 3.465 | V |
| VDD PRI, VDD_SEC | Reference Input Supply Voltage | 1.71 | 1.8/2.5/3.3 | 3.465 | V |
| $\Delta \mathrm{VDD} / \Delta \mathrm{t}$ | VDD power-up ramp time (0 to 3.3 V ) PDN left open, all VDD tight together PDN low-high is delayed ${ }^{(1)}$ |  |  | $50<t_{\text {PDN }}$ | ms |
| $\mathrm{T}_{\text {A }}$ | Ambient Temperature | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| SDA and SCL in $\mathrm{I}^{2} \mathrm{C}$ Mode (SI_MODE[1:0] = 01) |  |  |  |  |  |
| $V_{1}$ | Input Voltage | -0.5 |  | 2.45 | V |
|  |  | -0.5 |  | 3.965 | V |
| $\mathrm{d}_{\mathrm{R}}$ | Data Rate |  | $\begin{aligned} & 100 \\ & 400 \end{aligned}$ |  | kbps |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | $\begin{gathered} 0.7 \times \\ \text { DVDD } \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | $\begin{array}{r} 0.3 \times \\ \text { DVDD } \end{array}$ | V |
| CBUS_I2C | Total capacitive load for each bus line |  |  | 400 | pF |

(1) For fast power up ramps under 50 ms and when all supply pins are driven from the same power supply source, PDN can be left floating. For slower power up ramps or if supply pins are sequenced with uncertain time delays, PDN needs to be held low until DVDD, VDD_PLLx, and VDD_PRI/SEC reach at least 1.45 V supply voltage. See application section on mixing power supplies and particularly Figure 32 for details.

## THERMAL CHARACTERISTICS ${ }^{(1)(2)(3)}$

over operating free-air temperature range (unless otherwise noted)

| AIRFLOW(LFM) | PARAMETER |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{\theta}_{\mathrm{JA}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\boldsymbol{\theta}_{\mathbf{J B}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\boldsymbol{\theta}_{\mathrm{JC}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\boldsymbol{\theta}_{\mathrm{JB}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\boldsymbol{\theta}_{\mathbf{J P}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\boldsymbol{\theta}_{\mathbf{J T}( }\left({ }^{( } \mathbf{C} / \mathbf{W}\right)$ |
| 0 | 30.27 | 6.83 | 16.58 | 6.8 | 1.06 | 0.23 |
| 150 | 21.8 | 6.61 |  |  | 1.06 | 0.37 |
| 250 | 19.5 | 6.6 |  |  | 1.06 | 0.45 |
| 500 | 17.7 | 6.58 |  |  | 1.05 | 0.58 |

(1) The package thermal resistance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).
(2) Connected to GND with 36 thermal vias ( 0.3 mm diameter).
(3) $\theta_{\mathrm{JB}}$ (junction to board) is used for the QFN package, the main heat flow is from the junction to the GND pad of the QFN.

## SINGLE ENDED INPUT CHARACTERISTICS (SI_MODE[1:0], SDI/SDA/PIN1, SCL/PIN4, SDO/ADD0/PIN2, SCS/ADD1/PIN3, STATUS1/PIN0, RESETN/PWR, PDN, SYNCN, REF_SEL)

DVDD $=1.71 \mathrm{~V}$ TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $\begin{array}{r} 0.8 x \\ \text { DVDD } \end{array}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | $\begin{array}{r} 0.2 x \\ \text { DVDD } \end{array}$ | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | DVDD $=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.465 \mathrm{~V}$ (pullup resistor excluded) |  |  | 30 | $\mu \mathrm{A}$ |
| IL | Input Low Current | DVDD $=3.465 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ |  |  | -30 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{T}$ | PDN, RESETN, SYNCN, REF_SEL Input Edge Rate | 20\% - 80\% | 0.75 |  |  | $\mathrm{V} / \mathrm{ns}$ |
| minPulse | PDN, RESETN, SYNCN Iow pulse to trigger proper device reset |  | 10 |  |  | ns |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2.25 |  | pF |
| RESETN, PWR, SYNCN: |  |  |  |  |  |  |
| R PULLUP | Input Pullup Resistor |  | 40 | 50 | 60 | $\mathrm{k} \Omega$ |
| SDA and SCL in ${ }^{2} \mathbf{C}$ Mode (SI_MODE[1:0]=01) |  |  |  |  |  |  |
| V ${ }_{\text {HYS_I2C }}$ | Input hysteresis | DVDD $=1.8 \mathrm{~V}$ | $0.1 \mathrm{~V}_{\text {DVDD }}$ |  |  | V |
|  |  | DVDD $=2.5 / 3.3 \mathrm{~V}$ | $\begin{array}{r} 0.05 \\ \mathrm{~V}_{\text {DVDD }} \\ \hline \end{array}$ |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current | $\mathrm{V}_{1}=$ DVDD | -5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | $\begin{array}{r} 0.2 \times \\ \text { DVDD } \end{array}$ | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance terminal |  |  |  | 5 | pF |

## SINGLE ENDED INPUT CHARACTERISTICS (PRI_REF, SEC_REF)

VDD_PRI, VDD_SEC $=1.71 \mathrm{~V}$ TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Reference and Bypass Input Frequency | VDD_PRI/SEC $=1.8 \mathrm{~V}$ | 0.008 |  | 200 | MHz |
|  |  | VDD_PRI/SEC $=3.3 \mathrm{~V}$ | 0.008 |  | 250 | MHz |
| $\mathrm{V}_{1+}$ | Input High Voltage |  | $\begin{array}{r} 0.8 x \\ \text { VDD_PRI/ } \\ \text { VDD_SEC } \end{array}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | $\begin{array}{r} 0.2 \mathrm{x} \\ \text { VDD_PRI/ } \\ \text { VDD_SEC } \end{array}$ | V |
| $\mathrm{V}_{\text {HYST }}$ | Input hysteresis |  | 20 | 65 | 150 | mV |
| $\mathrm{IIH}^{\text {H }}$ | Input High Current | $\begin{aligned} & \text { VDD_PRI/VDD_SEC }=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}} \\ & =3.465 \mathrm{~V} \end{aligned}$ |  |  | 30 | $\mu \mathrm{A}$ |
| IIL | Input Low Current | $\begin{aligned} & \text { VDD_PRI/VDD_SEC }=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}} \\ & =0 \mathrm{~V} \end{aligned}$ |  |  | -30 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{T}$ | Reference Input Edge Rate | 20\%-80\% | 0.75 |  |  | $\mathrm{V} / \mathrm{ns}$ |
| IDC SE | Reference Input Duty Cycle | $\mathrm{f}_{\text {PRI }} \leq 200 \mathrm{MHz}$ | 40\% |  | 60\% |  |
|  |  | $200 \leq \mathrm{f}_{\text {PRI }} \leq 250 \mathrm{MHz}$ | 43\% |  | 60\% |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2.25 |  | pF |

## DIFFERENTIAL INPUT CHARACTERISTICS (PRI_REF, SEC_REF)

VDD_PRI, VDD_SEC = 1.71 V TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Reference and Bypass Input Frequency |  | 0.008 |  | 250 | MHz |
| $V_{1}$ | Differential Input Voltage Swing, Peak-to-Peak | VDD_PRI/SEC $=2.5 / 3.3 \mathrm{~V}$ | 0.2 |  | 1.6 | $\mathrm{V}_{\mathrm{PP}}$ |
|  |  | VDD_PRI/SEC $=1.8 \mathrm{~V}$ | 0.2 |  | 1 | $V_{P P}$ |
| VICM | Input Common Mode Voltage | CML input signaling, $\mathrm{R} 4[7: 6]=00$ | $\begin{array}{r} \hline \text { VDD_PRI/ } \\ \text { VDD_SEC } \\ -0.4 \end{array}$ |  | $\begin{array}{r} \hline \text { VDD_PRI/ } \\ \text { VDD_SEC } \\ -0.1 \end{array}$ | V |
| VICM | Input Common Mode Voltage | $\begin{aligned} & \text { LVDS, VDD_PRI/SEC } \\ & =1.8 / 2.5 / 3.3 \mathrm{~V}, \\ & \text { R4[7:6] }=01, \text { R4. } 1=\text { d.c., } \\ & \text { R4.0 = d.c. } \end{aligned}$ | 0.8 | 1.2 | 1.5 | V |
| $\mathrm{V}_{\text {HYST }}$ | Input hysteresis | LVDS (Q4[7:6,4:3] = 01) | 15 |  | 65 | $m V_{p p}$ |
|  |  | CML (Q4[7:6,4:3] = 00) | 20 |  | 85 | $m V_{p p}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input High Current | $\begin{aligned} & \text { VDD_PRI/SEC }=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}= \\ & 3.465 \mathrm{~V} \end{aligned}$ |  |  | 30 | $\mu \mathrm{A}$ |
| ILI | Input Low Current | VDD_PRI/SEC $=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | -30 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{T}$ | Reference Input Edge Rate | 20\% - 80\% | 0.75 |  |  | $\mathrm{V} / \mathrm{ns}$ |
| IDC ${ }_{\text {DIFF }}$ | Reference Input Duty Cycle |  | 30\% |  | 70\% |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2.7 |  | pF |

## CRYSTAL INPUT CHARACTERISTICS (SEC_REF)

VDD_SEC = 1.71 TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

| PARAMETER |  | MINI | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency | See note ${ }^{(1)}$ | 10 |  | 30.72 | MHz |
|  | See note ${ }^{(2)}$ | 30.73 |  | 50 | MHz |
| Equivalent Series Resistance (ESR) | 10 MHz |  |  | $150^{(3)}$ | $\Omega$ |
|  | 25 MHz |  |  | $70^{(4)}$ |  |
|  | 50 MHz |  |  | $30^{(5)}$ |  |
| On-chip load capacitance | $1.8 \mathrm{~V} / 3.3 \mathrm{~V}$ SEC_REFP | 3.5 | 4.5 | 5.5 | pF |
|  | 1.8 V SEC_REFN | 5.5 | 7.25 | 8.5 |  |
|  | 3.3 V SEC_REFN | 6.5 | 7.34 | 8.5 |  |
| Drive Level | See note ${ }^{(6)}$ |  |  | 200 | $\mu \mathrm{W}$ |

(1) Verified with crystals specified for a load capacitance of $C L=8 p F$, the pcb related capacitive load was estimated to be $2.3 p F$, and completed with a load capacitors of 4 pF on each crystal terminal connected to GND. XTALs tested: NX3225GA 10MHz EXS00ACG02813 CRG, NX3225GA 19.44MHz EXS00A-CG02810 CRG, NX3225GA 25MHz EXS00A-CG02811 CRG, and NX3225GA 30.72 MHz EXS00A-CG02812 CRG.
(2) For 30.73 MHz to 50 MHz , it is recommended to verify sufficient negative resistance and initial frequency accuracy with the crystal vendor. The 50 MHz use case was verified with a NX3225GA 50MHz EXS00A-CG02814 CRG. To meet a minimum frequency error, the best choice of the XTAL was one with $\mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}$ instead of $\mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}$.
(3) With NX3225GA_10M the measured remaining negative resistance on the EVM is $6430 \Omega$ ( $43 \times$ margin)
(4) With NX3225GA_25M the measured remaining negative resistance on the EVM is $1740 \Omega$ ( $25 \times$ margin)
(5) With NX3225GA_50M the measured remaining negative resistance on the EVM is $350 \Omega$ (11 x margin)
(6) Maximum drive level measured was $145 \mu \mathrm{~W}$; XTAL should at least tolerate $200 \mu \mathrm{~W}$

## SINGLE ENDED OUTPUT CHARACTERISTICS (STATUS1, STATUS0, SDO, SDA)

VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 1.71 V TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ (Output load capacitance 10 pF unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | Status 1, Status 0, and SDO only; SDA is open drain and relies on external pullup for high output; $\mathrm{I}_{\mathrm{OH}}=$ 1 mA | $\begin{array}{r} 0.8 \times \\ \text { DVDD } \end{array}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | $\begin{array}{r} 0.2 x \\ \text { DVDD } \end{array}$ | V |
| $\mathrm{V}_{\text {slew }}$ | Output slew rate | 30\%-70\% | 0.5 |  |  | V/ns |
| l OZH | 3-stat Output High Current | DVDD $=3.465 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IOZL | 3-stat Output Low Current | DVDD $=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | -5 | $\mu \mathrm{A}$ |
| tLos | Status Loss of Signal Detection Time | LOS_REFfvco |  | 1 | 2 | 1/f PFD |
| $t_{\text {LOCK }}$ | Status PLL Lock Detection Time | Detect lock |  | 2304 |  | 1/f PFD |
|  |  | Detect unlock |  | 512 |  |  |

## PLL CHARACTERISTICS

VDD_PLLx, VDD_VCO $=1.71 \mathrm{~V}$ TO 1.89 V , 2.375 V TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathbf{M I N}$ | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fvco | VCO Frequency Range | V1 | 2.39 |  | 2.55 | GHz |
|  |  | V2 | 2.94 |  | 3.13 |  |
| $\mathrm{K}_{\mathrm{vco}}$ | VCO Gain | V1, 2.39 GHz |  | 178 |  | MHz/V |
|  |  | V1, 2.50 GHz |  | 204 |  |  |
|  |  | $\mathrm{V} 1,2.55 \mathrm{GHz}$ |  | 213 |  |  |
|  |  | $\mathrm{V} 2,2.94 \mathrm{GHz}$ |  | 236 |  |  |
|  |  | $\mathrm{V} 2,3.00 \mathrm{GHz}$ |  | 250 |  |  |
|  |  | $\mathrm{V} 2,3.13 \mathrm{GHz}$ |  | 283 |  |  |
| $\mathrm{f}_{\text {PFD }}$ | PFD Input Frequency |  | 0.008 |  | 100 | MHz |
| $\mathrm{I}_{\text {CP-L }}$ | High Impedance Mode Charge Pump Leakage |  |  | $\pm 700$ |  | nA |
| $\mathrm{f}_{\mathrm{FOM}}$ | Estimated PLL Figure of Merit (FOM) | Measured in-band phase noise at the VCO output minus $20 \log (\mathrm{~N}$ divider) at the flat region |  | -224 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| tstartup | Startup time (see Figure 29 ) | Power supply ramp time of 1 ms from 0 V to 1.7 V , final frequency accuracy of $10 \mathrm{ppm}, \mathrm{f}_{\text {PFD }}=25 \mathrm{MHz}$, CDCM6208V1 pin mode use case \#2, $\mathrm{C}_{\text {PDN }}$ to GND $=22 \mathrm{nF}$ |  |  |  |  |
|  |  | w/ PRI input signal |  | 12.8 |  | ms |
|  |  | w/ NDK 25 MHz crystal |  | 12.85 |  | ms |

## LVCMOS OUTPUT CHARACTERISTICS

VDD_Yx_Yy = 1.71 V TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout-f | Output Frequency | $\begin{aligned} & \text { Fract Out divVDD_Yx_Yy = } \\ & 2.5 / 3.3 \mathrm{~V} \end{aligned}$ | 0.78 |  | 250 | MHz |
|  |  | $\begin{aligned} & \text { Integer out divVDD_Yx_Yy = } \\ & 2.5 / 3.3 \mathrm{~V} \end{aligned}$ | 1.55 |  | 250 |  |
|  |  | $\begin{aligned} & \text { Int or frac out divVDD_Yx_Yy = } \\ & 1.8 \mathrm{~V} \end{aligned}$ | 0.78/1.5 |  | 200 |  |
| $\mathrm{f}_{\text {ACC-F }}$ | Output Frequency Error ${ }^{(1)}$ | Fractional Output Divider | -1 |  | 1 | ppm |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage (normal mode) | $\begin{aligned} & \text { VDD_Yx }=\min \text { to } \max , I_{O H}=-1 \\ & \operatorname{mA} \end{aligned}$ | $\begin{array}{r} 0.8 \mathrm{x} \\ \text { VDD_Yx } \\ Y \mathrm{Yy} \end{array}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage(normal mode) | VDD_Yx = min to $\max , \mathrm{I}_{\mathrm{OL}}=100$ $\mu \mathrm{A}$ |  |  |  | V |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage (slow mode) | VDD_Yx $=\min$ to $\max , I_{\mathrm{OH}}=-100$ $\mu \mathrm{A}$ | $\begin{array}{r} 0.7 \mathrm{x} \\ \text { VDD_Yx } \\ \mathrm{Yy} \end{array}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage(slow mode) | VDD_Yx $=$ min to $\max , \mathrm{I}_{\mathrm{OL}}=100$ $\mu \mathrm{A}$ |  |  | $\begin{array}{r} 0.3 x \\ \text { VDD_Yx } \\ Y y \end{array}$ | V |
| IOH | Output High Current | V OUT = VDD_Yx_Yy/2 |  |  |  |  |
|  |  | Normal mode | -50 |  | -8 | mA |
|  |  | Slow mode | -45 |  | -5 | mA |
| loL | Output Low Current | $\mathrm{V}_{\text {OUT }}=$ VDD_Yx_Yy/2 |  |  |  |  |
|  |  | Normal mode | 10 |  | 55 | mA |
|  |  | Slow mode | 5 |  | 40 | mA |

(1) The User's GUI calculates exact frequency error. It is a fixed, static offset. If the desired output target frequency is with the exact reach of a multiple 1 over $2^{20}$, the actual output frequency error is 0 .
Note: In LVCMOS Mode, positive and negative outputs are in phase.

## LVCMOS OUTPUT CHARACTERISTICS (continued)

VDD_Yx_Yy = 1.71 V TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tslew-rate-n | Output Rise/Fall Slew Rate (normal mode) | $\begin{aligned} & 20 \% \text { to } 80 \% \text {, VDD_Yx_Yy }= \\ & 2.5 / 3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |  | 5.37 |  | V/ns |
|  | Output Rise/Fall Slew Rate (normal mode) | $\begin{aligned} & 20 \% \text { to } 80 \%, V_{D} \_Y x_{-} Y y=1.8 \mathrm{~V}, \\ & C_{L}=5 \mathrm{pF} \end{aligned}$ |  | 2.62 |  | V/ns |
| tslew-rate-s | Output Rise/Fall Slew Rate (slow mode) | $\begin{aligned} & 20 \% \text { to } 80 \%, \text { VDD_Yx_Yy }= \\ & 2.5 / 3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ |  | 4.17 |  | V/ns |
|  | Output Rise/Fall Slew Rate (slow mode) | $\begin{aligned} & 20 \% \text { to } 80 \%, V D D_{-} Y x_{-} Y y=1.8 \mathrm{~V}, \\ & C_{L}=5 \mathrm{pF} \end{aligned}$ |  | 1.46 |  | V/ns |
| PN-floor | Phase Noise Floor | $\mathrm{f}_{\text {OUT }}=122.88 \mathrm{MHz}$ |  | -159.5 | -154 | $\mathrm{dBc} / \mathrm{Hz}$ |
| ODC | Output Duty Cycle | Not in bypass mode | 45\% |  | 55\% |  |
| Rout | Output Impedance | $\mathrm{V}_{\text {Out }}=$ VDD_Yx/2 |  |  |  |  |
|  |  | Normal mode Slow mode | $\begin{aligned} & 30 \\ & 45 \end{aligned}$ | $\begin{aligned} & 50 \\ & 74 \end{aligned}$ | $\begin{array}{r} 90 \\ 130 \end{array}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |

## LVPECL (HIGH-SWING CML) OUTPUT CHARACTERISTICS

VDD_Yx_Yy = 2.375 V TO 3.465 V, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 1.71 V TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout-ı | Output Frequency | Integer Output Divider | CDCM6208V1 | 1.55 |  | 800 | MHz |
|  |  |  | CDCM6208V2 | 1.91 |  | 800 |  |
| $\mathrm{V}_{\text {CM-DC }}$ | Output DC coupled Common Mode Voltage | DC coupled with $50 \Omega$ external termination to VDD_Yx_Yy |  | VDD_Yx_Yy - 0.4 |  |  | V |
| \|VOD | Differential Output Voltage | $100 \Omega$ diff load AC coupling (Figure 12), fout $\leq 250$ MHz |  |  |  |  |  |
|  |  | VDD_Yx_Yy $\leq 1.89$ |  | 0.45 | 0.75 | 1.12 | V |
|  |  | VDD_Yx_Yy $\leq 2.375$ |  | 0.6 | 0.8 | 1.12 | V |
|  |  | $100 \Omega$ diff load AC coupling (Figure 12), fout $\leq 250$ MHz |  |  |  |  |  |
|  |  |  | VDD_Yx_Yy $=1.8 \mathrm{~V}$ |  | 0.73 |  | V |
|  |  |  | VDD_Yx_Yy $\leq 3.135$ | 0.55 | 0.75 | 1.12 | V |
| $\mathrm{V}_{\text {OUT }}$ | Differential Output Peak-topeak Voltage |  |  |  | $\begin{array}{r} 2 \times \mid V \\ \text { OD } \\ \hline \end{array}$ |  | V |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | $\pm 200 \mathrm{mV}$ around crossing point |  | 109 |  | 217 | ps |
|  |  | $20 \%$ to $80 \% \mathrm{~V}_{\text {OD }}$ |  |  | 211 |  | ps |
| $\mathrm{t}_{\text {slew }}$ | Output rise/fall slew rate |  |  | 3.7 | 5.1 | 7.3 | $\mathrm{V} / \mathrm{ns}$ |
| PN-floor | Phase Noise Floor | VDD_Yx_Yy = 3.3 V see Figure 42 |  |  | -161.4 | -155.8 | $\mathrm{dBc} / \mathrm{Hz}$ |
| ODC | Output Duty Cycle | Not in bypass mode |  | 47.5\% |  | 52.5\% |  |
| Rout | Output Impedance | measured from pin to VDD_Yx_Yy |  |  | 50 |  | $\Omega$ |

## CML OUTPUT CHARACTERISTICS

VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 1.71 V TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT-I }}$ | Output Frequency | Integer Output Divider | V1 | 1.55 |  | 800 | MHz |
|  |  |  | V2 | 1.91 |  | 800 |  |
| $\mathrm{V}_{\text {CM-AC }}$ | Output AC coupled Common Mode Voltage | AC coupled with $50 \Omega$ receiver termination |  | $\begin{array}{r} \text { VDD_Yx_Yy_- } \\ 0.46 \end{array}$ |  |  | V |
| $V_{\text {CM-DC }}$ | Output DC coupled Common Mode Voltage | DC coupled with $50 \Omega$ on-chip termination to VDD_Yx_Yy |  | VDD_Yx_Yy - |  |  | V |
| $\left\|\mathrm{V}_{\mathrm{OD}}\right\|$ | Differential Output Voltage | $100 \Omega$ diff load AC coupling, (Figure 12) |  | 0.3 | 0.45 | 0.58 | V |
| $\mathrm{V}_{\text {OUT }}$ | Differential Output Peak-topeak Voltage |  |  |  | $\begin{array}{r} 2 \times \mathrm{V} \\ \mathrm{OD} \mid \\ \hline \end{array}$ |  | V |
| $t_{R} / t_{F}$ | Output Rise/Fall Time | 20\% to $80 \%$ | VDDYx $=1.8 \mathrm{~V}$ | 100 | 151 | 300 | ps |
|  |  |  | VDDYx $=2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ | 100 | 143 | 200 | ps |
| PN-floor | Phase Noise Floor at > 5 Hz offset | $\mathrm{f}_{\text {OUT }}=122.88 \mathrm{MHz}$ | VDD_Yx_Yy $=1.8 \mathrm{~V}$ |  | -161.2- | -155.8 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  |  | VDD_Yx_Yy $=3.3 \mathrm{~V}$ |  | 161.2 | -153.8 | $\mathrm{dBc} / \mathrm{Hz}$ |
| ODC | Output Duty Cycle | Not in bypass mode |  | 47.5\% |  | 52.5\% |  |
| $\mathrm{R}_{\text {OUT }}$ | Output Impedance | measured from pin to VDD_Yx_Yy |  |  | 50 |  | $\Omega$ |

## LVDS (LOW-POWER CML) OUTPUT CHARACTERISTICS

VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 1.71 V TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS |  | MINI | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT-I }}$ | Output Frequency | Integer Output Divider | CDCM6208V1 | 1.55 |  | 400 | MHz |
|  |  |  | CDCM6208V2 | 1.91 |  | 400 |  |
| fout-F | Output Frequency | Fractional Output Divider |  | 0.78 |  | 400 | MHz |
| $\mathrm{f}_{\text {ACC-F }}$ | Output Frequency Error ${ }^{(1)}$ | Fractional Output Divider |  | -1 |  | 1 | ppm |
| $\mathrm{V}_{\text {CM-AC }}$ | Output AC coupled Common Mode Voltage | AC coupled with $50 \Omega$ receiver termination |  |  | $\begin{array}{r} Y \times Y y- \\ 0.76 \end{array}$ |  | V |
| $\mathrm{V}_{\text {CM-DC }}$ | Output DC coupled Common Mode Voltage | DC coupled with $50 \Omega$ on-chip termination to VDD_Yx_Yy |  |  | $\begin{array}{r} \hline X \_Y y- \\ 0.13 \end{array}$ |  | V |
| \| $\mathrm{V}_{\mathrm{OD}} \mid$ | Differential Output Voltage | $100 \Omega$ diff load AC coupling, (Figure 12) |  | 0.247 | 0.34 | 0.454 | V |
| $\mathrm{V}_{\text {OUT }}$ | Differential Output Peak-topeak Voltage |  |  |  | $\begin{array}{r} 2 \times 1 V \\ \mathrm{OD} \\ \hline \end{array}$ |  | V |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | $\pm 100 \mathrm{mV}$ around cross |  |  |  | 300 | ps |
| PN-floor | Phase Noise Floor | $\mathrm{f}_{\text {OUT }}=122.88 \mathrm{MHz}$ | VDD_Yx $=1.8 \mathrm{~V}$ |  | -159.3 | -154.5 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  |  | VDD_Yx $=2.5 / 3.3 \mathrm{~V}$ |  | -159.1 | -154.9 | $\mathrm{dBc} / \mathrm{Hz}$ |
| ODC | Output Duty Cycle | Not in bypass mode | Y[3:0] | 47.5\% |  | 52.5\% |  |
|  |  |  | Y[7:4] | 45\% |  | 55\% |  |
| R OUT | Output Impedance | Measured from pin to VDD_Yx_Yy |  |  | 167 |  | $\Omega$ |

(1) The User's GUI calculates exact frequency error. It is a fixed, static offset. If the desired output target frequency is with the exact reach of a multiple of 1 over $2^{20}$, the actual output frequency error is 0 .

## HCSL OUTPUT CHARACTERISTICS

VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 1.71 TO 1.89 V, 2.375 V TO 2.625 V,3.135 V TO 3.465 $\mathrm{V}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout-ı | Output Frequency | Integer Output Divider | V1 | 1.55 |  | 400 | MHz |
|  |  |  | V2 | 1.91 |  | 400 |  |
| fout-F | Output Frequency | Fractional Output Divider |  | 0.78 |  | 400 | MHz |
| $\mathrm{f}_{\text {ACC-F }}$ | Output Frequency Error ${ }^{(1)}$ | Fractional Output Divider |  | -1 |  | 1 | ppm |
| $\mathrm{V}_{\mathrm{CM}}$ | Output Common Mode Voltage | VDD_Yx_Yy = 2.5/3.3 V |  | 0.2 | 0.34 | 0.55 | V |
|  |  | VDD_Yx_Yy $=1.8 \mathrm{~V}$ |  | 0.2 | 0.33 | 0.55 | V |
| \| $\mathrm{V}_{\text {OD }} \mid$ | Differential Output Voltage | VDD_Yx_Yy = 2.5/3.3 V; |  | 0.4 | 0.67 | 1.0 | V |
| \|Vod | Differential Output Voltage | VDD_Yx_Yy $=1.8 \mathrm{~V}$ |  | 0.4 | 0.65 | 1.0 | V |
| $\mathrm{V}_{\text {OUT }}$ | Differential Output Peak-topeak Voltage | VDD_Yx_Yy = 2.5/3.3 V |  | 1.0 |  | 2.1 | V |
|  | Differential Output Peak-topeak Voltage | VDD_Yx_Yy $=1.8 \mathrm{~V}$ |  |  | $\begin{array}{r} 2 \times \mid \mathrm{V} \\ \mathrm{OD} \mid \\ \hline \end{array}$ |  | V |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | ```measured from V VIFF= -100 mV to V VIFF }=+100\textrm{mV}\mathrm{ , VDD_Yx_Yy = 2.5/3.3 V``` |  | 100 | 167 | 250 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | $\begin{aligned} & \text { measured from } \mathrm{V}_{\text {DIFF }}=-100 \mathrm{mV} \text { to } \mathrm{V}_{\text {DIFF }}=+100 \mathrm{mV} \text {, } \\ & \text { VDD_Yx_Yy }=1.8 \mathrm{~V} \end{aligned}$ |  | 120 | 192 | 295 | ps |
| PN-floor | Phase Noise Floor | $\mathrm{f}_{\text {OUT }}=122.88 \mathrm{MHz}$ | VDD_Yx_Yy = 1.8 V |  | -158.8 | -153 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  |  | VDD_Yx $=2.5 / 3.3 \mathrm{~V}$ |  | -157.6 | -153 | $\mathrm{dBc} / \mathrm{Hz}$ |
| ODC | Output Duty Cycle | Not in bypass mode |  | 45\% |  | 55\% |  |

(1) The User's GUI calculates exact frequency error. It is a fixed, static offset. If the desired output target frequency is with the exact reach of a ${ }^{1 / 2}{ }^{20}$ multiple, the actual output frequency error is 0 .

## OUTPUT SKEW AND SYNC TO OUTPUT PROPAGATION DELAY CHARACTERISTICS

VDD_Yx_Yy = 1.71 TO $1.89 \mathrm{~V}, 2.375 \mathrm{~V}$ TO $2.625 \mathrm{~V}, 3.135 \mathrm{~V}$ TO $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPD-PS | Propagation delay SYNCN $\uparrow$ to output toggling high | V 1 : $\mathrm{fvco}=2.5 \mathrm{GHz}$ | PS_A=4 | 9 | 10.5 | 11 | 1/f PS_A |
|  |  |  | PS_A=5 | 9 | 10.2 | 11 | $1 / \mathrm{f}$ PS_A |
|  |  |  | PS_A=6 | 9 | 10.0 | 11 | $1 / \mathrm{fPS}$ PA |
|  |  | V 2 : $\mathrm{f}_{\mathrm{vco}}=3 \mathrm{GHz}$ | PS_A=4 | 10 | 10.9 | 12 | $1 / \mathrm{f}$ PS_A |
|  |  |  | PS_A $=5$ | 9 | 10.5 | 11 | $1 / \mathrm{f}$ PS_A |
|  |  |  | PS_A=6 | 9 | 10.2 | 11 | $1 / \mathrm{f}$ PS_A |
| $\Delta t_{\text {PD-PS }}$ | Part-to-Part Propagation delay variation $\operatorname{SYNCN} \uparrow$ to output toggling high ${ }^{(1)}$ | Fixed supply voltage, temp, and device setting ${ }^{(1)}$ |  |  | 0 | 1 | 1/f PS_A |

Output Skew - all outputs use identical output signaling, integer dividers only; PS_A = PS_B = 6, OutDiv = 4

| $\mathrm{t}_{\text {SK,LVDS }}$ | Skew between Y[7:4] LVDS | $\mathrm{Y}[7: 4]=$ LVDS |  |  | 40 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SK,LVDS }}$ | Skew between Y[3:0] LVDS | Y[3:0] = LVDS |  |  | 40 | ps |
| $\mathrm{t}_{\text {SK,LVDS }}$ | Skew between Y[7:0] LVDS | Y[7:0] = LVDS |  |  | 80 | ps |
| $\mathrm{t}_{\text {SK,CML }}$ | Skew between Y[3:0] CML | Y[3:0] = CML |  |  | 40 | ps |
| $\mathrm{t}_{\text {SK, PECL }}$ | Skew between Y[3:0] PECL | Y[3:0] = LVPECL |  |  | 40 | ps |
| $\mathrm{t}_{\text {SK,HCSL }}$ | Skew between Y[7:4] HCSL | $\mathrm{Y}[7: 4]=\mathrm{HCSL}$ |  |  | 40 | ps |
| $\mathrm{t}_{\text {SK,SE }}$ | Skew between Y[7:4] CMOS | $\mathrm{Y}[7: 4]=\mathrm{CMOS}$ |  |  | 50 | ps |

Output Skew - mixed signal output configuration, integer dividers only; PS_A = PS_B = 6, OutDiv = 4

| tsK,CMOS-LVDS | Skew between Y[7:4] LVDS <br> and CMOS mixed | Y[4] = CMOS, Y[7:5] = LVDS |  | 2.5 | ns |
| :--- | :--- | :--- | :--- | :---: | :---: |
| tSK,CMOS-PECL | Skew between Y[7:0] CMOS <br> and LVPECL mixed | Y[7:4] = CMOS, Y[3:0] = LVPECL |  |  | 2.5 |
| tSK,PECL-LVDS | Skew between Y[3:0] <br> LVPECL and LVDS mixed | Y[0] = LVPECL, Y[3:1] = LVDS | 120 | ps |  |
| tSK,PECL-CML | Skew between Y[3:0] <br> LVPECL and CML mixed | Y[0] = LVPECL, Y[3:1] = CML |  | 40 | ps |
| tSK,LVDS-PECL | Skew between Y[7:0] LVDS <br> and LVPECL mixed | Y[7:4] = LVDS, Y[3:0] = LVPECL |  | 180 | ps |
| tSK,LVDS-HCSL | Skew between Y[7:4] LVDS <br> and HCSL mixed | Y[4] = LVDS, Y[7:5] = HCSL | 250 | ps |  |

Output skew - using fractional output division; PS_A = PS_B = 6, OutDiv = 3.125

| tSK,DIFF, frac | Skew between Y[7:4] LVDS <br> using all fractional divider <br> with the same divider setting | $Y[7: 4]=$ LVDS | ps |
| :--- | :--- | :--- | :--- | :--- | :---: |

(1) SYNC is toggled 10,000 times for each device. Test is repeated over process voltage and temperature (PVT).

## DEVICE INDIVIDUAL BLOCK CURRENT CONSUMPTION

VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 1.8 V , 2.5 V , or $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \mathrm{TO} 85^{\circ} \mathrm{C}$, Output Types = LVPECL/CML/LVDS/LVCMOS/HCSL

| Block | Condition | Typical Current Consumption (mA) |
| :---: | :---: | :---: |
| Core | CDCM6208 Core, active mode, PS_A = PS_B = 4 | 75 |
| Output Buffer | CML output, AC coupled w/ $100 \Omega$ diff load | 24.25 |
|  | LVPECL, AC coupled w/ $100 \Omega$ diff load | 40 |
|  | LVCMOS output, transient, 'C L' load, 'f' MHz output frequency, 'V' output swing | $1.8+\mathrm{Vxf}$ OUT $\times\left(\mathrm{C}_{\mathrm{L}}+12 \times 10^{-12}\right) \times 10^{3}$ |
|  | LVDS output, AC coupled w/ $100 \Omega$ diff load | 19.7 |
|  | HCSL output, $50 \Omega$ load to GND on each output pin | 31 |
| Output Divide Circuitry | Integer Divider Bypass (Divide = 1) | 3 |
|  | Integer Divide Enabled, Divide > 1 | 8 |
|  | Fractional Divider Enabled | 12 |
|  | additional current when PS_A differs from PS_B | 15 |
| Total Device, CDCM6208 | Device Settings (V2) <br> 1. PRI input enabled, set to LVDS mode <br> 2. SEC input XTAL <br> 3. Input bypass off, PRI only sent to PLL <br> 4. Reference clock 30.72 MHz <br> 5. PRI input divider set to 1 <br> 6. Reference input divider set to 1 <br> 7. Charge Pump Current $=2.5 \mathrm{~mA}$ <br> 8. VCO Frequency $=3.072 \mathrm{GHz}$ <br> 9. PS_A = PS_B divider ration $=4$ <br> 10. Feedback divider ratio $=25$ <br> 11. Output divider ratio $=5$ <br> 12. Fractional divider pre-divider $=2$ <br> 13. Fractional divider core input frequency $=384 \mathrm{MHz}$ <br> 14. Fractional divider value $=3.84,5.76,3.072,7.68$ <br> 15. CML outputs selected for $\mathrm{CHO}-3$ ( 153.6 MHz ) <br> LVDS outputs selected for CH4-7 ( $100 \mathrm{MHz}, 66.66 \mathrm{MHz}$, $125 \mathrm{MHz}, 50 \mathrm{MHz}$ ) | (excl. I termination_resistors) $(1.8 \mathrm{~V}: 2511 \mathrm{~mA}$ $2.5 \mathrm{~V}: 254 \mathrm{~mA}$ $3.3 \mathrm{~V}: 257 \mathrm{~mA})$ (incl. I Iermination_resistors) $(1.8 \mathrm{~V}: 310 \mathrm{~mA}$ $2.5 \mathrm{~V}: 313 \mathrm{~mA}$ $3.3 \mathrm{~V}: 316 \mathrm{~mA})$ |
| Total Device, CDCM6208 | Power Down (PDN = '0') | 0.35 |

Helpful Note: The CDCM6208 User GUI does an excellent job estimating the total device current consumption based on the actual device configuration. Therefore, it is recommended to use the GUI to estimate device power consumption.

The individual supply terminal current consumption for Pin mode P23 was measured to come out the following:
Table 5. Individual Supplies Measured

|  |  | Y0-1 | Y2-3 | Y4 | Y5 | Y6 | Y7 | $\begin{gathered} \text { SEC } \\ \left(\mathrm{V}_{\mathrm{SEC}}=1.8 \mathrm{~V}\right) \end{gathered}$ | $\begin{gathered} \mathrm{SEC} \\ \left(\mathrm{~V}_{\mathrm{SEC}}=2.5 \mathrm{~V}\right) \end{gathered}$ | PRI | PLL1 | PLL2 | vco | DVDD | Total |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PWR PIN } 39=\text { GND } \\ & \mathrm{V}_{\text {PRI }}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \end{aligned}$ | 61 mA | 40 mA | 21 mA | 29 mA | 30 mA | 31 mA |  | 12 mA |  |  | 70 mA |  | 1.5 mA | $\begin{gathered} 295.5 \\ \mathrm{~mA} \end{gathered}$ |

## WORST CASE CURRENT CONSUMPTION

VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO $=3.45 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, Output Types $=$ maximum swing, all blocks including duty cycle correction and fractional divider enabled and operating at maximum operation

| Block | Condition | Current Consumption typ / Max |
| :---: | :---: | :---: |
| Total Device, CDCM6208 | All conditions over PVT, AC coupled outputs with all outputs terminated, device configuration: Device Settings (V2) <br> 1. PRI input enabled, set to LVDS mode <br> 2. SEC input XTAL <br> 3. Input bypass off, PRI only sent to PLL <br> 4. Reference clock 30.72 MHz <br> 5. PRI input divider set to 1 <br> 6. Reference input divider set to 1 <br> 7. Charge Pump Current $=2.5 \mathrm{~mA}$ <br> 8. VCO Frequency $=3.072 \mathrm{GHz}$ <br> 9. PS_A $=$ PS_B divider ration $=4$ <br> 10. Feedback divider ratio $=25$ <br> 11. Output divider ratio $=5$ <br> 12. Fractional divider pre-divider $=2$ <br> 13. Fractional divider core input frequency $=384$ MHz <br> 14. Fractional divider value $=3.84,5.76,3.072,7.68$ <br> 15. CML outputs selected for $\mathrm{CH} 0-3$ ( 153.6 MHz ) <br> LVDS outputs selected for $\mathrm{CH} 4-7$ ( $100 \mathrm{MHz}, 66.66$ MHz, 125 MHz , 50 MHz ) | $1.8 \mathrm{~V}: 310 \mathrm{~mA} /+21 \%$ (excl term) <br> 3.3 V : $318 \mathrm{~mA} /+21 \%$ (excl term) |

## APPLICATION INFORMATION

## Fractional Output Divider Jitter Performance

The fractional output divider jitter performance is a function of the fraction output divider input frequency as well as actual fractional divide setting itself. To minimize the fractional output jitter, it is recommended to use the least number of fractional bits and the highest input frequency possible into the divider. As observable in Figure 4, the largest jitter contribution occurs when only one fractional divider bit is selected, and especially when the bits in the middle range of the fractional divider are selected.


Figure 4. Fractional Divider Bit Selection Impact on Jitter ( $\mathbf{f}_{\text {FRAC }}=\mathbf{3 0 0} \mathbf{M H z}$ )


Figure 5. Fractional Divider Input Frequency Impact on Jitter (using divide by x. 73 example)

__ all zero, (0) typ
——MSB, (1/2) typ

- MSB-1, (1/4) typ
- MSB-2, (1/8) typ
\# MSB-3, (1/16) typ
_- MSB-4, (1/32) typ
$\ldots$ MSB-5, (1/54) typ
_- MSB-6, (1/128) typ
——MSB-7, (1/256) typ
_- MSB-9, $(1 / 1024)$ typ
- MSB-13, (1/16384) typ
—— LSB, (1/1048576) typ
- 0x50A33D ( $\div$ x.315) typ
— 0x828F5 ( $\div x .51$ ) typ
——0xBAE14 ( $\div$ x.73) typ

Figure 6. Fractional Divider Bit Selection Impact on $T_{J}$ (Typical)


Figure 7. Fractional Divider Bit Selection Impact on $\mathrm{T}_{J}$ (Maximum Jitter Across Process, Voltage and Temperature)

Tested using a LeCroy 40 Gbps RealTime scope over a time window of 200 ms . The $R_{J}$ impact on $T_{J}$ is estimated for a BERT $10^{(-12)}-1$. This measurement result is overly pessimistic, as it does not bandwidth limit the high-frequencies. In a real system, the SERDES TX will BW limit the jitter through its PLL roll-off above the TX PLL bandwidth of typically bit rate divided by 10 .

## Power Supply Ripple Rejection (PSRR) versus Ripple Frequency

Many system designs become increasingly more sensitive to power supply noise rejection. In order to simplify design and cost, the CDCM6208 has built in internal voltage regulation, improving the power supply noise rejection over designs with no regulators. As a result, the following output rejection is achieved:


Figure 8. PSRR (in dBc and DJ [ps]) Over Frequency [Hz] and Output Signal Format (f out = $\mathbf{1 2 2} \mathbf{~ M H z ) ~}$

The DJ due to PSRR can be estimated using Equation 1:
Deterministic Jitter $\left(\mathrm{ps}_{\mathrm{p}-\mathrm{p}}\right)=\frac{2 \times 10^{\text {(spurr20) }}}{\pi \times f_{\text {CLK }}} \times 10^{-12}$
Example: Therefore, if 100 mV noise with a frequency of 10 kHz were observed at the output supply, the according output jitter for a 122.88 MHz output signal with LVDS signaling could be estimated with DJ $=0.7$ ps.

## TYPICAL CHARACTERISTICS

This section describes the characterization test setup of each block in the CDCM6208.


Figure 9. LVCMOS Output AC Configuration During Device Test ( $\left.\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}, \mathrm{t}_{\mathrm{sLEw}}\right)$


Figure 10. LVCMOS Output DC Configuration During Device Test


Figure 11. LVCMOS Output AC Configuration During Device Phase Noise Test

## TYPICAL CHARACTERISTICS (continued)



Figure 12. LVDS, CML, and LVPECL Output AC Configuration During Device Test


Figure 13. HCSL Output DC Configuration During Device Test


Figure 14. HCSL Output AC Configuration During Device Test


Figure 15. LVCMOS Input DC Configuration During Device Test

## TYPICAL CHARACTERISTICS (continued)



Figure 16. CML Input DC Configuration During Device Test


Figure 17. LVDS Input DC Configuration During Device Test


Figure 18. LVPECL Input DC Configuration During Device Test


Figure 19. Differential Input AC Configuration During Device Test

## TYPICAL CHARACTERISTICS (continued)



Figure 20. Crystal Reference Input Configuration During Device Test


Figure 21. Jitter transfer Test Setup


Figure 22. PSNR Test Setup

## TYPICAL CHARACTERISTICS (continued)



Figure 23. Differential Output Voltage and Rise and Fall Time


Figure 24. Single Ended Output Voltage and Rise and Fall Time

## TYPICAL CHARACTERISTICS (continued)



Figure 25. Differential and Single Ended Output Skew and Propagation Delay

## DEVICE BLOCK-LEVEL DESCRIPTION

The CDCM6208 includes an on-chip PLL with an on-chip VCO. The PLL blocks consist of a universal input interface, a phase frequency detector (PFD), charge pump, partially integrated loop filter, and a feedback divider. Completing the CDCM6208 device are the combination of integer and fractional output dividers, and universal output buffers. The PLL is powered by on-chip low dropout (LDO), linear voltage regulators and the regulated supply network is partitioned such that the sensitive analog supplies are running from separate LDOs than the digital supplies which use their own LDO. The LDOs provide isolation of the PLL from any noise in the external power supply rail with a PSNR of better than -50 dB at all frequencies. The regulator capacitor pin REG_CAP should be connected to ground by a $10 \mu \mathrm{~F}$ capacitor with low ESR (e.g. below $1 \Omega$ ESR) to ensure stability.

## DEVICE CONFIGURATION CONTROL

Figure 27 illustrates the relationships between device states, the control pins, device initialization and configuration, and device operational modes. In pin mode, the state of the control pins determines the configuration of the device for all device states. In programming mode, the device registers are initialized to their default state and the host can update the configuration by writing to the device registers. A system may transition a device from pin mode to host connected mode by changing the state of the SI_MODE pins and then triggering a device reset (either via the RESETN pin or via setting the RESETN bit in the device registers). In reset, the device disables the outputs so that unwanted sporadic activity associated with device initialization does not appear on the device outputs.

## CONFIGURING THE RESETN PIN

Figure 26 shows two typical applications examples of the RESETN pin.


Figure 26. RESETN/PWR Pin Configurations
Figure 26 (a) SPI / I2C mode only: shows the RESETN pin connected to a digital device that controls device reset. The resistor and capacitor combination ensure reset is held low even if the CDCM6208 is powered up before the host controller output signal is valid.
Figure 26(b) SPI / I2C mode only:shows a configuration in which the user wishes to introduce a delay between the time that the system applies power to the device and the device exiting reset. If the user does not use a capacitor, then the device effectively ignores the state of the RESETN pin.
Figure 26 (c) Pin mode only: shows a configuration useful if the device is used in Pin Mode. Here device pin number 44 becomes the PWR input. An external pull down resistor can be used to pull this pin down. If the resistor is not installed, the pin is internally pulled high.
Figure 27 shows how the different possible device configurations and when the VCO becomes calibrated and the outputs turn on and off.


Figure 27. Device Power up and Configuration

## Preventing false output frequencies in SPI/I2C mode at startup:

Some systems require a custom configuration and cannot tolerate any output to start up with a wrong frequency. Holding RESET low at power-up until the device is fully configured keeps all outputs disabled. The device calibrates automatically after RESET becomes released and starts out with the desired output frequency.

## NOTE

The RESETN pin cannot be held low during $I^{2} \mathrm{C}$ communication. Instead, use the SYNC pin to disable the outputs during an $1^{2} \mathrm{C}$ write operation, and toggle RESETN pin afterwards. Alternatively, other options exist such as using the RESETN bit in the register space to disable outputs until the write operation is complete.


Figure 28. Reset Pin Control During Register Loading

## POWER DOWN

When the PDN pin = 0 , the device enters a complete power down mode with a current consumption of no more than 1 mA from the entire device.

## Device Power up timing:

Before the device outputs turn on after power up, the device goes through the following initialization routine:
Table 6.

| Step | Duration | Comments |
| :---: | :---: | :---: |
| Step 1: Power up ramp | Depends on customer supply ramp time | The POR monitor holds the device in power-down or reset until the VDD supply voltage reaches $1.06 \mathrm{~V}(\mathrm{~min})$ to 1.26 V (max) |
| Step 2: XO startup (if crystal is used) | Depends on XTAL. Could be several ms; <br> For NX3225GA 25 MHz typical XTAL startup time measures 200 $\mu \mathrm{s}$. | This step assumes RESETN $=1$ and PDN $=1$. The XTAL startup time is the time it takes for the XTAL to oscillate with sufficient amplitude. The CDCM6208 has a built-in amplitude detection circuit, and holds the device in reset until the XTAL stage has sufficient swing. |
| Step 3: Ref Clock Counter | 64k Reference clock cycles at PFD input | This counter of 64 k clock cycles needs to expire before any further power-up step is done inside the device. This counter ensures that the input to the PFD from PRI or SEC input has stabilized in frequency. The duration of this step can range from $640 \mu \mathrm{~s}$ (f $\mathrm{f}_{\mathrm{PFD}}=$ 100 MHz ) to $8 \mathrm{sec}(8 \mathrm{kHz}$ PFD). |

Table 6. (continued)

| Step | Duration | Comments |
| :---: | :---: | :---: |
| Step 4: FBCLK counter | 64k FBCLK cycles with CW=32; The duration is similar to Step 3, or can be more accurately estimated as: <br> V1: approximately $64 \mathrm{k} \times$ PS_A x $\mathrm{N} / 2.48 \mathrm{GHz}$ <br> V2: approximately $64 \mathrm{k} \times$ PS_A x $\mathrm{N} / 3.05 \mathrm{GHz}$ | The Feedback counter delays the startup by another 64k PFD clock cycles. This is so that all counters are well initialized and also ensure additional timing margin for the reference clock to settle. This step can range from $640 \mu \mathrm{~s}$ ( $\mathrm{f}_{\mathrm{PFD}}=100 \mathrm{MHz}$ ) to $8 \mathrm{sec}\left(\mathrm{f}_{\mathrm{PFD}}=8 \mathrm{kHz}\right)$. |
| Step 5: VCO calibration | 128k PFD reference clock cycles | This step calibrates the VCO to the exact frequency range, and takes exactly 128 k PFD clock cycles. The duration can therefore range from $1280 \mu \mathrm{~s}$ (fpFD= 100 MHz ) to 16 sec ( f PFD $=8 \mathrm{KHz}$ ). |
| Step 6: PLL lock time | approximately $3 \times$ LBW | The Outputs turn on immediately after calibration. A small frequency error remains for the duration of approximately $3 \times$ LBW (so in synthesizer mode typically $10 \mu \mathrm{~s}$ ). The initial output frequency will be lower than the target output frequency, as the loop filter starts out initially discharged. |
| Step 7: PLL Lock indicator high | approximately 2305 PFD clock cycles | The PLL lock indicator if selected on output STATUS0 or STATUS1 will go high after approximately 2048 to 2560 PFD clock cycles to indicate PLL is now locked. |



Figure 29. Power up Time


Figure 30. XTAL Startup Using NX3225GA 25 MHz (Step 2)


Figure 31. PLL Lock Behavior (Step 6)

## Power Rail sequencing, Power Supply ramp rate, and mixing supply domains

Mixing supplies: The CDCM6208 incorporates a very flexible power supply architecture. Each building block has its own power supply domain, and can be driven independently with $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V . This is especially of advantage to minimize total system cost by deploying multiple low-cost LDOs instead of one, more-expensive LDO. This also allows mixed 1 O supply voltages (e.g. one CMOS output with 1.8 V , another with 3.3 V ) or interfacing to a SPI/I2C controller with 3.3 V supply while other blocks are driven from a lower supply voltage to minimize power consumption. The CDCM6208 current consumption is practically independent of the supply voltage, and therefore a lower supply voltage consumes lower device power. Also note that outputs $\mathrm{Y} 3: 0$ if used for PECL swing will provide higher output swing if the according output domains are connected to 2.5 V or 3.3 V .
Power-on Reset: The CDCM6208 integrates a built-in POR circuit, that holds the device in powerdown until all input, digital, and PLL supplies have reached at least $1.06 \mathrm{~V}(\mathrm{~min})$ to $1.24 \mathrm{~V}(\mathrm{max})$. After this power-on release, device internal counters start (see previous section on device power up timing) followed by device calibration. While the device digital circuit resets properly at this supply voltage level, the device is not ready to calibrate at such a low voltage. Therefore, for slow power up ramps, the counters expire before the supply voltage reaches the minimum voltage of 1.71 V . Hence for slow power-supply ramp rates, it is necessary to delay calibration further using the PDN input.
Slow power-up supply ramp: No particular power supply sequence is required for the CDCM6208. However, it is necessary to ensure that device calibration occurs AFTER the DVDD supply as well as the VDD_PLL1, VDD_PLL2, VDD_PRI, and VDD_SEC supply are all operational, and the voltage on each supply is higher than 1.45. This is best realized by delaying the PDN low-to-high transition. The PDN input incorporates a $50 \mathrm{k} \Omega$ resistor to DVDD. Assuming the DVDD supply ramp has a fixed time relationship to the slowest of all PLL and input power supplies, a capacitor from PDN to GND can delay the PDN input signal sufficiently to toggle PDN low-to-high AFTER all other supplies are stable. However, if the DVDD supply ramps much sooner than the PLL or input supplies, additional means are necessary to prevent PDN from toggling too early. A premature toggling of PDN would possibly result in failed PLL calibration, which can only be corrected by re-calibrating the PLL by either toggling PDN or RESET high-low-high.


Figure 32. PDN Delay When Using Slow Ramping Power Supplies (Supply Ramp > 50 ms )
Fast power-up supply ramp: If the supply ramp time for DVDD, VDD_PLL1, VDD_PLL2, VDD_PRI, and VDD_SEC are faster than 50 ms from 0 V to 1.8 V , no special provisions are necessary on PDN; the PDN pin can be left floating. Even an external capacitor to GND can be omitted in this circumstance, as the device delays calibration sufficiently by internal means.
Delaying VDD_Yx_Yy to protect DSP IOs: DSPs and other highly integrated processors sometimes do not permit any clock signal to be present until the DSP power supply for the corresponding IO is also present. The CDCM6208 allows to either sequence output clock signals by writing to the corresponding output enable bit through SPI/I2C, or alternatively it is possible to connect the DSP IO supply and the CDCM6208 output supply together, in which case the CDCM6208 output will not turn on until the DSP supply is also valid. This second implementation avoids SPI/I2C programming.

## INPUT MUX and SMART INPUT MUX

The Smart Input MUX supports auto-switching and manual-switching using control pin (and through register). The Smart Input MUX is designed such that glitches created during switching in both auto and manual modes are suppressed at the MUX output.

Table 7. Input Mux Selection

| SI MODE1 <br> Pin No. 47 | Register 4 bit 13SMUX_MODE_SE L | Register 4 bit 12 <br> SMUX_REF_SEL | REF SEL <br> Pin No. 6 | Selected input |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 (SPI/I2C mode) | 0 | X | X | Auto Select Priority is given to Primary Reference input. |  |
|  | 1 | 0 | 1 | Primary input | input select through SPI/ $/{ }^{2} \mathrm{C}$ |
|  |  | 1 |  | Secondary input |  |
|  |  | 1 | 0 | Primary input | input select through external pin |
|  |  |  | 1 | Secondary input |  |
| 1 (pin mode) | not available |  | 0 | Primary or Auto (see Table 10) |  |
|  |  |  | 1 | Secondary or Auto (see Table 10) |  |

Example 1:An application desired to auto-select the clock reference in SPI/I2C mode. During production testing however, the system needs to force the device to use the primary followed by the secondary input. The settings would be as follows:

1. Tie REF_SEL pin always high
2. For primary clock input testing, use $\mathrm{R} 4[13: 12]=10$
3. For secondary clock input testing, set R4[13:12] $=11$.
4. For the auto-mux setting in the final product shipment, set R3[13:12]=01 or 00

Example 2: The application wants to select the clock input manually without programming $\mathrm{SPI} / / 2 \mathrm{C}$. In this case, program $\mathrm{R} 4[13: 12]=11$, and select primary or secondary input by toggling REF_SEL low or high.
SmartMux input frequency limitation: In the automatic mode, the frequencies of both inputs to the smart mux (PRI_REF divided by R and SEC_REF) need to be similar; however, they can vary by up to $20 \%$.
Switching behavior: The input clocks can have any phase. When switching happens between one input clock to the other, the phase of the output clock slowly transitions to the phase of the newly selected input clock. There will be no-phase jump at the output. The phase transition time to the new reference clock signal depends on the PLL loop filter bandwidth. Auto-switch assigns higher priority to PRI_REF and lower priority to SEC_REF. The timing diagram of an auto-switch at the input MUX is shown in Figure 33.


Figure 33. Smart Input MUX Auto-Switch Mode Timing Diagram

## Universal INPUT Buffer (PRI_REF, SEC_REF)

The universal input buffers support multiple signaling formats (LVDS, CML or LVCMOS) and these require external termination schemes. The secondary input buffer also supports crystal inputs and Table 28 provides the characteristics of the crystal that can be used. Both inputs incorporate hysteresis.

## VCO CALIBRATION

The LC VCO is designed using high-Q monolithic inductors and has low phase noise characteristics. The VCO of the CDCM6208 must be calibrated to ensure that the clock outputs deliver optimal phase noise performance. Fundamentally, a VCO calibration establishes an optimal operating point within the tuning range of the VCO. While transparent to the user, the CDCM6208 and the host system perform the following steps comprising a VCO calibration sequence:

1. Normal Operation- When the CDCM6208 is in normal (operational) mode, the state of both the power down pin (PDN) and reset pin (RESETN) is high.
2. Entering the reset state - If the user wishes to restore all device defaults and initiate a VCO calibration sequence, then the host system must place the device in reset via the PDN pin, via the RESETN pin, or by removing and restoring device power. Pulling either of these pins low places the device in the reset state. Holding either pin low holds the device in reset.
3. Exiting the reset state - The device calibrates the VCO either by exiting the device reset state or through the device reset command initiated via the host interface. Exiting the reset state occurs automatically after power is applied and/or the system restores the state of the PDN or RESETN pins from the low to high state. Exiting the reset state using this method causes the device defaults to be loaded/reloaded into the device register bank. Invoking a device reset via the register bit does not restore device defaults; rather, the device retains settings related to the current clock frequency plan. Using this method allows for a VCO calibration for a frequency plan other than the default state (i.e. the device calibrates the VCO based on the settings contained within the register bank at the time that the register bit is accessed). The nominal state of this bit is low. Writing this bit to a high state and then returning it to the low state invokes a device reset without restoring device defaults.
4. Device stabilization - After exiting the reset state as described in Step 3, the device monitors internal voltages and starts a reset timer. Only after internal voltages are at the correct level and the reset time has expired will the device initiate a VCO calibration. This ensures that the device power supplies and phase locked loops have stabilized prior to calibrating the VCO.
5. VCO Calibration - The CDCM6208 calibrates the VCO. During the calibration routine, the device holds all outputs in reset so that the CDCM6208 generates no spurious clock signals.

## REFERENCE DIVIDER (R)

The reference $(R)$ divider is a continuous 4 -b counter ( $1-16$ ) that is present on the primary input before the Smart Input MUX. It is operational in the frequency range of 8 kHz to 250 MHz . The output of the R divider sets the input frequency for the Smart MUX, and the auto switch capability of the Smart MUX can then be employed as long as the secondary input frequency is no more than $\pm 20 \%$ different from the output of the $R$ divider.

## INPUT DIVIDER (M)

The input ( M ) divider is a continuous 14-b counter ( $1-16384$ ) that is present after the Smart Input MUX. It is operational in the frequency range of 8 kHz to 250 MHz . The output of the M divider sets the PFD frequency to the PLL and should be in the range of 8 kHz to 100 MHz .

## FEEDBACK DIVIDER (N)

The feedback ( N ) divider is made up of cascaded 8 -b counter divider $(1-256$ ) followed by a 10 -b counter divider ( 1 - 1024) that are present on the feedback path of the PLL. It is operational in the frequency range of 8 kHz to 800 MHz . The output of the N divider sets the PFD frequency to the PLL and should be in the range of 8 kHz to 100 MHz . The frequency out of the first divider is required to be less than or equal to 200 MHz to ensure proper operation.

## PRESCALER DIVIDERS (PS_A, PS_B)

The prescaler (PS) dividers are fed by the output of the VCO and are distributed to the output dividers (PS_A to the dividers for Outputs $0,1,4$, and 5 and PS_B to the dividers for Outputs 2, 3, 6, and 7. PS_A also completes the PLL as it also drives the input of the Feedback Divider (N).

## PHASE FREQUENCY DETECTOR (PFD)

The PFD takes inputs from the Smart Input MUX output and the feedback divider output and produces an output that is dependent on the phase and frequency difference between the two inputs. The allowable range of frequencies at the inputs of the PFD is from 8 kHz to 100 MHz .

## CHARGE PUMP (CP)

The charge pump is controlled by the PFD which dictates either to pump up or down in order to charge or discharge the integrating section of the on-chip loop filter. The integrated and filtered charge pump current is then converted to a voltage that drives the control voltage node of the internal VCO through the loop filter. The range of the charge pump current is from $500 \mu \mathrm{~A}$ to 4 mA .

## Programmable Loop Filter

The on-chip PLL supports a partially internal and partially external loop filter configuration for all PLL loop bandwidths where the passive external components C1, C2, and R2 are connected to the ELF pin as shown in Figure 34 to achieve PLL loop bandwidths from 400 kHz down to 10 Hz .


Figure 34. CDCM6208 PLL Loop Filter Topology

## Loop filter Component Selection

The loop filter setting and external resistor selection is important to set the PLL to best possible bandwidth and to minimize jitter. A high bandwidth ( $\geq 100 \mathrm{kHz}$ ) provides best input signal tracking and is therefore desired with a clean input reference (synthesizer mode). A low bandwidth ( $\leq 1 \mathrm{kHz}$ ) is desired if the input signal quality is unknown (jitter cleaner mode). TI provides a software tool that makes it easy to select the right loop filter components. C1, R2, and C2 are external loop filter components, connected to the ELF pin. The $3^{\text {rd }}$ pole of the loop filter is device internal with R3 and C3 register selectable.

## Device output signaling

LVDS-like: All outputs Y[7:0] support LVDS-like signaling. The actual output stage uses a CML structure and drives a signal swing identical to LVDS $(\sim 350 \mathrm{mV})$. The output slew rate is faster than standard LVDS for best jitter performance. The LVDS-like outputs should be AC-coupled when interfacing to a LVDS receiver. See reference schematic Figure 57 for an example. The supply voltage for outputs configured LVDS can be selected freely between 1.8 V and 3.3 V .

LVPECL-like: Outputs $\mathrm{Y}[3: 0$ ] support LVPECL-like signaling. The actual output stage uses a CML structure but drives the same signal amplitude and rise time as true emitter coupled logic output stages. The LVPECL-like outputs should be AC-coupled, and contrary to standard PECL designs, no external termination resistor to VCC2 V is used (fewer components for lowest BOM cost). See reference schematic Figure 57 for an example. The supply voltage for outputs configured LVPECL-like is recommended to be 3.3 V , though even 1.8 V provides nearly the same output swing and performance at much lower power consumption.
CML: Outputs $\mathrm{Y}[3: 0]$ support standard CML signaling. The supply voltage for outputs configured CML can be selected freely between 1.8 V and 3.3 V . A true CML receiver can be driven DC coupled. All other differential receiver should connected using AC coupling. See reference schematic Figure 57 for a circuit example.
HCSL: Outputs Y[7:4] support HCSL signaling. The supply voltage for outputs configured HCSL can be selected freely between 1.8 V and 3.3 V . HCSL is referenced to GND, and requires external $50 \Omega$ termination to GND. See reference schematic for an example.

CMOS: Outputs Y[7:4] support $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, and 3.3 V CMOS signaling. A fast or reduced slew rate can be selected through register programming. Each differential output port can drive one or two CMOS output signals. Both signals are "in-phase", meaning their phase offset is zero degrees, and not $180^{\circ}$. The output swing is set by providing the according supply voltage (e.g. if VDD_Y4=2.5 V, the output swing on Y4 will be 2.5 V CMOS). Outputs configured for CMOS should only be terminated with a series-resistor near the device output to preserve the full signal swing. Terminating CMOS signals with a $50 \Omega$ resistor to GND would reduce the output signal swing significantly.

## Integer Output Divider (IO)

Each integer output divider is made up of a continuous 10-b counter. The output buffer itself contributes only little to the total device output jitter due to a low output buffer phase noise floor. The typical output phase noise floor at an output frequency of $122.88 \mathrm{MHz}, 20 \mathrm{MHz}$ offset from the carrier measures as follows: LVCMOS: - 157.8 $\mathrm{dBc} / \mathrm{Hz}$, LVDS: $-158 \mathrm{dBc} / \mathrm{Hz}$, LVPECL: $-158.25 \mathrm{dBc} / \mathrm{Hz}$, HCSL: $-160 \mathrm{dBc} / \mathrm{Hz}$. Therefore, the overall contribution of the output buffer to the total jitter is approximately $50 \mathrm{fs}-\mathrm{rms}$ ( $12 \mathrm{k}-20 \mathrm{MHz}$ ). An actual measurement of phase noise floor with different output frequencies for one nominal until yielded the following:

Table 8.

| fout | LVDS (Y0) | PECL (Y0) | CML (Y0) | HCSL (Y4) | CMOS 3p3V (Y7) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 737.28 MHz | $-154.0 \mathrm{dBc} / \mathrm{Hz}$ | $-154.8 \mathrm{dBc} / \mathrm{Hz}$ | $-154.4 \mathrm{dBc} / \mathrm{Hz}$ | $-153.1 \mathrm{dBc} / \mathrm{Hz}$ | $-150.9 \mathrm{dBc} / \mathrm{Hz}$ |
| 368.64 MHz | $-157.0 \mathrm{dBc} / \mathrm{Hz}$ | $-155.8 \mathrm{dBc} / \mathrm{Hz}$ | $-156.4 \mathrm{dBc} / \mathrm{Hz}$ | $-153.9 \mathrm{dBc} / \mathrm{Hz}$ | $-153.1 \mathrm{dBc} / \mathrm{Hz}$ |
| 184.32 MHz | $-157.3 \mathrm{dBc} / \mathrm{Hz}$ | $-158.6 \mathrm{dBc} / \mathrm{Hz}$ | $158.1 \mathrm{dBc} / \mathrm{Hz}$ | $-154.7 \mathrm{dBc} / \mathrm{Hz}$ | $-156.2 \mathrm{dBc} / \mathrm{Hz}$ |
| 92.16 MHz | $-161.2 \mathrm{dBc} / \mathrm{Hz}$ | $-161.6 \mathrm{dBc} / \mathrm{Hz}$ | $-161.4 \mathrm{dBc} / \mathrm{Hz}$ | $-155.2 \mathrm{dBc} / \mathrm{Hz}$ | $-159.4 \mathrm{dBc} / \mathrm{Hz}$ |
| 46.08 MHz | $-162.2 \mathrm{dBc} / \mathrm{Hz}$ | $-165.0 \mathrm{dBc} / \mathrm{Hz}$ | $-163.0 \mathrm{dBc} / \mathrm{Hz}$ | $-154.0 \mathrm{dBc} / \mathrm{Hz}$ | $-162.8 \mathrm{dBc} / \mathrm{Hz}$ |

## FRACTIONAL Output Divider (FOD)

The CDCM6208 incorporates a fractional output divider on Y[7:4], allowing these outputs to run at non-integer output divide ratios of the PLL frequencies. This feature is useful when systems require different, unrelated frequencies. The fractional output divider architecture is shown in Figure 35.


Figure 35. Fractional Output Divider Principle Architecture (Simplified Graphic, not Showing Output Divider Bypass Options)

The fractional output divider requires an input frequency between 400 MHz and 800 MHz , and outputs any frequency equal or less than 400 MHz (the minimum fractional output divider setting is 2 ). The fractional divider block has a first stage integer pre-divider followed by a fractional sigma-delta output divider block that is deep enough such as to generate any output frequency in the range of 0.78 MHz to 400 MHz from any input frequency in the range of 400 MHz to 800 MHz with a worst case frequency accuracy of no more than $\pm 1 \mathrm{ppm}$. The fractional values available are all possible 20-b representations of fractions within the following range:

- $1.0 \leq f$ rac $_{\text {DIV }} \leq 1.9375$
- $2.0 \leq$ frac $_{\text {DIV }} \leq 3.875$
- $4.0 \leq f$ rac $_{\text {DIV }} \leq 5.875$
- $x .0 \leq f r a c_{\text {DIV }} \leq(x+1)+0.875$ with $x$ being all even numbers from $x=2,4,6,8,10, \ldots ., 254$
- $254.0 \leq f$ rac $_{\text {DIV }} \leq 255.875$
- $256.0 \leq f$ rac $_{\text {DIV }} \leq 256.99999$

The CDCM6208 user GUI comprehends the fractional divider limitations; therefore, using the GUI to comprehend frequency planning is recommended.
The fractional divider output jitter is a function of fractional divider input frequency and furthermore depends on which bits are exercised within the fractional divider. Exercising only MSB or LSB bits provides better jitter than exercising bits near the center of the fractional divider. Jitter data are provided in this document, and vary from 50 ps-pp to 200 ps-pp, when the device is operated as a frequency synthesizer with high PLL bandwidths (approximately 100 kHz to 400 kHz ). When the device is operated as a jitter cleaner with low PLL bandwidths (< 1 kHz ), its additive total jitter increases by as much as 30 ps -pp. The fractional divider can be used in integer mode. However, if only an integer divide ratio is needed, it is important to disable the corresponding fractional divider enable bit, which engages the higher performing integer divider.

## OUTPUT SYNCHRONIZATION

Both types of output dividers can be synchronized using the SYNCN signal. For the CDCM6208, this signal comes from the SYNCN pin or the soft SYNCN register bit R3.5. The most common way to execute the output synchronization is to toggle the SYNCN pin. When SYNC is asserted ( $\mathrm{V}_{\mathrm{SYNCN}} \leq \mathrm{V}_{\mathrm{LL}}$ ), all outputs are disabled (high-impedance) and the output dividers are reset. When SYNC is de-asserted ( $\mathrm{V}_{\text {SYNCN }} \geq \mathrm{V}_{\mathrm{IH}}$ ), the device first internally latches the signal, then retimes the signal with the pre-scaler, and finally turns all outputs on simultaneously. The first rising edge of the outputs is therefore approximately 15 ns to 20 ns delayed from the SYNC pin assertion. For one particular device configuration, the uncertainty of the delay is $\pm 1$ PS_A clock cycles. For one particular device and one particular configuration, the delay uncertainty is one PS_A clock cycle.
The SYNC feature is particularly helpful in systems with multiple CDCM6208. If SYNC is released simultaneously for all devices, the total remaining output skew uncertainty is $\pm 1$ clock cycles for all devices configured to identical pre-scaler settings. For devices with varying pre-scaler settings, the total part-to-part skew uncertainty due to sync remains $\pm 2$ clock cycles.
Outputs Y0, Y1, Y4, and Y5 are aligned with the PS_A output while outputs Y2, Y3, Y6, and Y7 are aligned with the PS_B output). All outputs Y[7:0] turn on simultaneously, if PS_B and PS_A are set to identical divide values (PS_A=PS_B).


Figure 36. SYNCN to Output Delay Uncertainty

## OUTPUT MUX on Y4 and Y5

The CDCM6208 device outputs Y4 and Y5 can either be used as independent fractional outputs or allow bypassing of the PLL in order to output the primary or secondary input signal directly.

## Staggered CLK output powerup for power sequencing of a DSP

DSPs are sensitive to any kind of voltage swing on unpowered input rails. To protect the DSP from long-term reliability problems, it is recommended to avoid any clock signal to the DSP until the DSP power rail is also powered up. This can be achieved in two ways using the CDCM6208:

1. Digital control: Initiating a configuration of all registers so that all outputs are disabled, and then turning on outputs one by one through serial interface after each DSP rail becomes powered up accordingly.
2. Output Power supply domain control: An even easier scheme might be to connect the clock output power supply VDD_Yx to the corresponding DSP input clock supply domain. In this case, the CDCM6208 output will remain disab̄led until the DSP rails ramps up as well. Figure 37 shows the turn-on behavior.


Figure 37. Sequencing the Output Turn-on Through Sequencing the Output Supplies. Output Y2 Powers Up While Output YO is Already Running.

## Jitter Considerations in Serdes Systems

The most jitter sensitive application besides driving A-to-D converters are systems deploying a serial link using Serializer and De-serializer implementation (e.g. 10 GigEthernet). Fully estimating the clock jitter impact on the link budget requires an understanding of the transmit PLL bandwidth and the receiver CDR bandwidth. As can be seen in Figure 38, the bandwidth of TX and RX is the frequency range in which clock jitter adds without any attenuation to the jitter budget of the link. Outside of these frequencies, the SERDES link will attenuate clock jitter with a $20 \mathrm{~dB} / \mathrm{dec}$ or even steeper roll-off.


Figure 38. Serial Link Jitter Budget Explanation

## Example: SERDES link with KeyStone ${ }^{\text {TM }}$ I DSP

The SERDES TX PLL of the TI KeyStone ${ }^{\text {TM }}$ I DSP family (see SPRABI2) for the SRIO interface, has a 13 MHz PLL bandwidth (Low Pass Characteristic, see Figure 38). The CDCM6208V2, pin-mode 27, was characterized in this example over Process, Voltage and Temperature (PVT) with a low pass filter of 13 MHz to simulate the TX PLL. The attenuation is higher or equal to $20 \mathrm{~dB} / \mathrm{dec}$; therefore, the characterization used $20 \mathrm{~dB} / \mathrm{dec}$ as worst case.
Table 9 shows the maximum Total Jitter ${ }^{(1)}$ over PVT with and without Low Pass Filter.
Table 9.

| Output | Frequency <br> $[\mathbf{M H z}]$ | Max $\mathbf{T}_{\mathbf{J}}[\mathrm{ps}]$ <br> Dsp spec | Max $\mathbf{T}_{\mathbf{J}}[\mathrm{ps}]$ <br> without Low Pass Filter | Max $\mathbf{T}_{\mathbf{J}}[\mathrm{ps}]$ <br> with $\mathbf{1 3} \mathbf{~ M H z ~ L o w ~ P a s s ~ F i l t e r ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| Y0 | 122.88 | 56 | 9.43 | 8.19 |
| Y2 | 30.72 | 56 | 9.60 | 7.36 |
| Y3 | 30.72 | 56 | 9.47 | 7.42 |
| Y4 | 156.25 <br> (6 bit fraction) | 56 | 57.66 | 17.48 |
| Y5 | 156.25 <br> $(20$ bit fraction) | 56 | 76.87 | 32.32 |
| Y6 | 100.00 | 56 | 86.30 | 33.86 |
| Y7 | 66.667 | 300 | 81.71 | 35.77 |

[^0]Figure 39 shows the maximum Total Jitter with, without Low Pass Filter characteristic and the maximum TI KeyStone ${ }^{\text {TM }}$ I specification.


Figure 39. Maximum Jitter Over PVT

## NOTE

Due to the damping characteristic of the DSP SERDES PLLs, the actual $T_{J}$ data can be worse.

## Jitter Considerations in ADC and DAC Systems

A/D and D/A converters are sensitive to clock jitter in two ways: They are sensitive to phase noise in a particular frequency band, and also have maximum spur level requirements to achieve maximum noise floor sensitivity. The following test results were achieved connecting the CDCM6208 to ADC and DACs:


Figure 40. IF = $\mathbf{6 0} \mathbf{~ M H z ~ F c l k ~}=122.88 \mathrm{MHz}$ Baseline (Lab Clk Generator) ADC: ADS62P48-49


Figure 41. $\mathrm{IF}=\mathbf{6 0} \mathbf{~ M H z ~ F c l k ~}=\mathbf{1 2 2 . 8 8} \mathbf{~ M H z}$ CDCM6208 driving ADC

Observation: up to an IF = 100 MHz , The ADC performance when driven by the CDCM6208 (Figure 41) is similar to when the ADC is driven by an expensive lab signal generator with additional passive source filtering (Figure 40).
Conclusion Therefore, the CDCM6208 is usable for applications up to 100 MHz IF. For IF above 100 MHz , the SNR starts degrading in our experiments. Measurements were conducted with ADC connected to Y0 and other outputs running at different integer frequencies.
Important note on crosstalk: it is highly recommended that both pre-dividers are configured identically, as otherwise SFDR and SNR suffer due to crosstalk between the two pre-divider frequencies.


Figure 42. DAC Driven by Lab Source and CDCM6208 in Comparison (Performance Identical)
Observation/Conclusion: The DAC performance was not degraded at all by the CDCM6208 compared to driving the DAC with a perfect lab source. Therefore, the CDCM6208 provides sufficient low noise to drive a 245.76 MHz DAC.

## CONTROL PINS DEFINITION

In the absence of a host interface, the CDCM6208 can be powered up in one of 32 pre-configured settings when the pins are SI_MODE[1:0] = 10. The CDCM6208 has 5 control pins identified to achieve commonly used networking frequencies, and change output types. The Smart Input MUX for the PLL is set in most configurations to manual mode in pin mode. Based on the control pins settings for the on-chip PLL, the device generates the appropriate frequencies and appropriate output signaling types at start-up. In the case of the PLL loop filter, "JC" denotes PLL bandwidths of $\leq 1 \mathrm{kHz}$ and "Synth" denotes PLL bandwidths of $\geq 100 \mathrm{kHz}$.

Table 10. PRE-CONFIGURED SETTINGS OF CDCM6208V1 ACCESSIBLE BY PIN[4:0] ${ }^{(1)(2)}$

|  | $\frac{\stackrel{\rightharpoonup}{t}}{\stackrel{I}{a}}$ | UseCase |  | Type |  | Type |  | f(PFD) | f (VCO) | $\underset{\substack{0 \\ \hline \multirow{2}{0}{\hline}\\ \hline}}{ }$ | Type | $\underset{\substack{\text { on }}}{\substack{0}}$ | Type |  | Type | $\sum_{\substack{0 \\ \hline \multirow{2}{*}{\hline}\\ \hline}}$ | Type | $\underset{\substack{\underset{Z}{ \pm} \\ \hline}}{ }$ | Type | $\sum_{\substack{0\\}}^{0}$ | Type |  | Type |  | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | I/O | SPI Default | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | CML | 156.25 | CML | 125.00 | LVDS | 125.00 | LVDS | 66.66 | LVDS | 66.66 | LVDS | 100.00 | LVDS | 100.00 | LVDS |
| 01 | I/O | I2C Default | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | CML | 156.25 | CML | 125.00 | LVDS | 125.00 | LVDS | 66.66 | LVDS | 66.66 | LVDS | 100.00 | LVDS | 100.00 | LVDS |
| 11 | RESERVED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | 0x00 | PinMode 1-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2400 | 100 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS |
| 10 | 0x01 | PinMode 2-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2400 | 100 | PECL | 100 | PECL | 100 | PECL | 100 | PECL | 100 | HCSL | 100 | HCSL | 100 | HCSL | 100 | HCSL |
| 10 | 0x02 | PinMode 3-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2400 | 100 | CML | 100 | CML | 100 | CML | 100 | CML | 100 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS |
| 10 | 0x03 | PinMode 4-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS |
| 10 | 0x04 | PinMode 5-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | PECL | 156.25 | PECL | 156.25 | PECL | 156.25 | PECL | 156.25 | HCSL | 156.25 | HCSL | 156.25 | HCSL | 156.25 | HCSL |
| 10 | 0x05 | PinMode 6-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | CML | 156.25 | CML | 156.25 | CML | 156.25 | CML | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS |
| 10 | 0x06 | PinMode 7-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS |
| 10 | 0x07 | PinMode 8-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 125 | PECL | 125 | PECL | 125 | PECL | 125 | PECL | 125 | HCSL | 125 | HCSL | 125 | HCSL | 125 | HCSL |
| 10 | 0x08 | PinMode 9-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 125 | CML | 125 | CML | 125 | CML | 125 | CML | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS |
| 10 | 0x09 | PinMode 10-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 125 | LVDS | 125 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 100 | LVDS | 100 | LVDS | 133.33 | LVDS | 25 | LVDS |
| 10 | 0x0A | PinMode 11-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 312.5 | PECL | 312.5 | PECL | 312.5 | PECL | 312.5 | PECL | 312.5 | HCSL | 312.5 | HCSL | 312.5 | HCSL | 312.5 | HCSL |
| 10 | 0x0B | PinMode 12-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | PECL | 156.25 | PECL | 100 | PECL | 100 | PECL | 156.25 | HCSL | 156.25 | HCSL | 100 | HCSL | 100 | HCSL |
| 10 | 0x0C | PinMode 13-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | PECL | 156.25 | PECL | 156.25 | PECL | 156.25 | PECL | 125 | HCSL | 125 | HCSL | 125 | HCSL | 125 | HCSL |
| 10 | 0x0D | PinMode 14-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2400 | 200 | PECL | 200 | PECL | 100 | PECL | 100 | PECL | 100 | HCSL | 100 | HCSL | 200 | HCSL | 200 | HCSL |
| 10 | 0x0E | PinMode 15-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 500 | PECL | 500 | PECL | 250 | PECL | 250 | PECL | 125 | HCSL | 125 | HCSL | 100 | HCSL | 25 | CMOS |
| 10 | 0x0F | PinMode 16-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 625 | PECL | 625 | PECL | 312.5 | PECL | 312.5 | PECL | 156.25 | HCSL | 156.25 | HCSL | 125 | HCSL | 25 | CMOS |
| 10 | 0x10 | PinMode 17-V1 | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 2457.6 | 122.88 | PECL | 122.88 | PECL | 153.6 | PECL | 153.6 | PECL | 30.72 | CMOS | 153.6 | HCSL | 61.44 | HCSL | 122.88 | CMOS |
| 10 | 0x11 | PinMode 18-V1 | 24.8832 | LVDS | 24.8832 | Crystal | MANU | 24.8832 | 2488.32 | 622.08 | CML | 622.08 | CML | 622.08 | CML | 622.08 | CML | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS |
| 10 | 0x12 | PinMode 19-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | LVDS | 156.25 | LVDS | 125 | LVDS | 125 | LVDS | 66.67 | LVDS | 25 | CMOS | 25 | LVDS | 100 | LVDS |
| 10 | 0x13 | PinMode 20-V1 | 0.008 | CMOS | 0.008 | cmos | MANU | 0.008 | 2500 | 156.25 | LVDS | 156.25 | PECL | 125 | LVDS | 125 | LVDS | 125 | cmos | 25 | LVDS | 100 | HCSL | 100 | HCSL |
| 10 | 0x14 | PinMode 21-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 100 | LVDS | 100 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 122.88 | LVDS | 30.72 | LVDS | 66.67 | LVDS | 153.6 | LVDS |
| 10 | 0x15 | PinMode 22-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 100 | PECL | 100 | PECL | 156.25 | PECL | 156.25 | PECL | 100 | HCSL | 100 | HCSL | 100 | HCSL | 100 | HCSL |
| 10 | 0x16 | PinMode 23-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 100 | PECL | 100 | PECL | 156.25 | PECL | 156.25 | PECL | 100 | HCSL | 100 | HCSL | 156.25 | HCSL | 100 | HCSL |
| 10 | 0x17 | PinMode 24-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 125 | PECL | 125 | PECL | 100 | PECL | 100 | PECL | 100 | HCSL | 100 | HCSL | 100 | HCSL | 100 | HCSL |
| 10 | 0x18 | PinMode 25-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 100 | PECL | 100 | PECL | 156.25 | PECL | 156.25 | PECL | 100 | HCSL | 100 | HCSL | 155.52 | HCSL | 155.52 | HCSL |
| 10 | 0x19 | PinMode 26-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 156.25 | PECL | 156.25 | PECL | 100 | PECL | 100 | PECL | 125 | HCSL | 156.26 | HCSL | 212.5 | HCSL | 106.25 | HCSL |
| 10 | 0x1A | PinMode 27-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 100 | PECL | 100 | PECL | 250 | PECL | 250 | PECL | 100 | HCSL | 100 | HCSL | 100 | HCSL | 125 | HCSL |

(1) The functionality of the status 0 and status 1 pins in SPI and $\mathrm{I}^{2} \mathrm{C}$ mode is programmable.
(2) The REF_SEL input pin selects the primary or secondary input in MANUAL mode. That is: If the system only uses a XTAL on the secondary input, REF_SEL should be tied to VDD. The primary and secondary input stage power supply must be always connected.
For all pin modes, STATUS0 outputs the PLL_LOCK signal and STATUS1 the LOSS OF REFERENCE.
General Note: in all pin mode, all voltage supplies must either be 1.8 V or $2.5 / 3.3 \mathrm{~V}$ and the PWR pin number 44 must be set to 0 or 1 accordingly. In SPI and I2C mode, the supply
voltages can be "mixed and matched" as long as the corresponding register bits reflect the supply voltage setting for each desired 1.8 V or $2.5 / 3.3 \mathrm{~V}$ supply. Exception: inputs configured for LVDS signaling (Type = LVDS) are supply agnostic, and therefore can be powered from $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ or 1.8 V regardless of the supply select setting of pin number 44 .

Table 10. PRE-CONFIGURED SETTINGS OF CDCM6208V1 ACCESSIBLE BY PIN[4:0] ${ }^{(1)(2)}$ (continued)

|  | $\stackrel{\stackrel{\rightharpoonup}{t}}{\stackrel{\dot{I}}{\underline{I}}}$ | UseCase |  | Type |  | Type |  | f(PFD) | f(VCO) | $\xrightarrow[\substack{0 \\ \hline \multirow{2}{c}{\hline}\\ \hline}]{ }$ | Type | ${\underset{y y}{z}}_{\substack{\text { on }}}$ | Type |  | Type | ${\underset{\sim}{\dddot{j}}}_{\substack{0}}$ | Type |  | Type | $\sum_{\substack{00 \\ \vdots 0}}$ | Type |  | Type | ¢ | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 0x1B | PinMode 28-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 100 | PECL | 100 | PECL | 250 | PECL | 250 | PECL | 100 | HCSL | 100 | HCSL | 125 | HCSL | 66.67 | HCSL |
| 10 | 0x1C | PinMode 29-V1 | 10 | cmos | 10 | Crystal | AUTO | 10 | 2400 | 25 | LVDS | 25 | LVDS | 80 | LVDS | 80 | LVDS | 100 | LVDS | 50 | LVDS | 66.67 | LVDS | 44.44 | cmos |
| 10 | 0x1D | PinMode 30-V1 | 25 | CMOS | 25 | Crystal | MANU | 25 | 2500 | 100 | LVDS | 100 | LVDS | 125 | LVDS | 125 | LVDS | 33.33 | cmos | 66.67 | CMOS | 50 | CMOS | 25 | CMOS |
| 10 | 0x1E | PinMode 31-V1 | 30.72 | LVDS | 30.72 | LVDS | MANU | 30.72 | 2500 | 156.25 | PECL | 156.25 | PECL | 156.25 | PECL | 156.25 | PECL | 100 | LVDS | 100 | LVDS | 25 | CMOS | 25 | CMOS |
| 10 | 0x1F | PinMode 32-V1 | 25 | LVDS | off | off | MANU | 25 | 2500 | 125 | CML | 125 | CML | 125 | CML | 125 | CML | 100 | LVDS | 66.67 | LVDS | 125 | LVDS | 50 | LVDS |
| Alternative pin mode usage by modifying input frequencies: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | 0x01 | PinMode 2-V1 | 26.5625 | LVDS | 26.5625 | Crystal | MANU | 26.5625 | 2550 | 106.25 | PECL | 106.25 | PECL | 106.25 | PECL | 106.25 | PECL | 106.25 | HCSL | 106.25 | HCSL | 106.25 | HCSL | 106.25 | HCSL |
| 10 | 0x02 | PinMode 3-V1 | 26.5625 | LVDS | 26.5625 | Crystal | MANU | 26.5625 | 2550 | 106.25 | CML | 106.25 | CML | 106.25 | CML | 106.25 | CML | 106.25 | LVDS | 106.25 | LVDS | 106.25 | LVDS | 106.25 | LVDS |
| 10 | 0x03 | PinMode 4-V1 | 24 | LVDS | 24 | Crystal | MANU | 24 | 2400 | 150 | LVDS | 150 | LVDS | 150 | LVDS | 150 | LVDS | 150 | LVDS | 150 | LVDS | 150 | LVDS | 150 | LVDS |
| 10 | 0x03 | PinMode 4-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x03 | PinMode 4-V1 | 24.8832 | LVDS | 24.8832 | Crystal | MANU | 24.8832 | 2488.32 | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS |
| 10 | 0x04 | PinMode 5-V1 | 24 | LVDS | 24 | Crystal | MANU | 24 | 2400 | 150 | PECL | 150 | PECL | 150 | PECL | 150 | PECL | 150 | HCSL | 150 | HCSL | 150 | HCSL | 150 | HCSL |
| 10 | 0x04 | PinMode 5-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 153.6 | HCSL | 153.6 | HCSL | 153.6 | HCSL | 153.6 | HCSL |
| 10 | 0x04 | PinMode 5-V1 | 24.8832 | LVDS | 24.8832 | Crystal | MANU | 24.8832 | 2488.32 | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | HCSL | 155.52 | HCSL | 155.52 | HCSL | 155.52 | HCSL |
| 10 | 0x05 | PinMode 6-V1 | 24 | LVDS | 24 | Crystal | MANU | 24 | 2400 | 150 | CML | 150 | CML | 150 | CML | 150 | CML | 150 | LVDS | 150 | LVDS | 150 | LVDS | 150 | LVDS |
| 10 | 0x05 | PinMode 6-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 153.6 | CML | 153.6 | CML | 153.6 | CML | 153.6 | CML | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x05 | PinMode 6-V1 | 24.8832 | LVDS | 24.8832 | Crystal | MANU | 24.8832 | 2488.32 | 155.52 | CML | 155.52 | CML | 155.52 | CML | 155.52 | CML | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS |
| 10 | 0x06 | PinMode 7-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS |
| 10 | 0x07 | PinMode 8-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 122.88 | PECL | 122.88 | PECL | 122.88 | PECL | 122.88 | PECL | 122.88 | HCSL | 122.88 | HCSL | 122.88 | HCSL | 122.88 | HCSL |
| 10 | 0x08 | PinMode 9-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 122.88 | CML | 122.88 | CML | 122.88 | CML | 122.88 | CML | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS |
| 10 | 0x0A | PinMode 11-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 307.2 | PECL | 307.2 | PECL | 307.2 | PECL | 307.2 | PECL | 307.2 | HCSL | 307.2 | HCSL | 307.2 | HCSL | 307.2 | HCSL |
| 10 | 0xOC | PinMode 13-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 122.88 | HCSL | 122.88 | HCSL | 122.88 | HCSL | 122.88 | HCSL |
| 10 | 0x0D | PinMode 14-V1 | 26.5625 | LVDS | 26.5625 | Crystal | MANU | 26.5625 | 2550 | 212.5 | PECL | 212.5 | PECL | 106.25 | PECL | 106.25 | PECL | 106.25 | HCSL | 106.25 | HCSL | 212.5 | HCSL | 212.5 | HCSL |
| 10 | 0xOE | PinMode 15-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 491.52 | PECL | 491.52 | PECL | 245.76 | PECL | 245.76 | PECL | 122.88 | HCSL | 122.88 | HCSL | 98.304 | HCSL | 24.576 | CMOS |
| 10 | 0x0F | PinMode 16-V1 | 24.576 | LVDS | 24.576 | Crystal | MANU | 24.576 | 2457.6 | 622.08 | PECL | 622.08 | PECL | 307.2 | PECL | 307.2 | PECL | 153.6 | HCSL | 153.6 | HCSL | 122.88 | HCSL | 24.576 | cmos |
| 10 | 0x11 | PinMode 18-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 625 | CML | 625 | CML | 625 | CML | 625 | CML | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS |

Table 11. PRE-CONFIGURED SETTINGS OF CDCM6208V2 ACCESSIBLE BY PIN[4:0] ${ }^{(1)(2)}$

|  | $\frac{\stackrel{\rightharpoonup}{t}}{\stackrel{I}{a}}$ | UseCase |  | Type |  | Type |  | f(PFD) | f (VCO) | $\sum_{\substack{0 \\ \hline 0}}^{\substack{0}}$ | Type | $\underset{\text { On }}{\substack{3 \\ \hline 0}}$ | Type |  | Type |  | Type | $\underset{\substack{\underset{Z}{ \pm} \\ \hline}}{ }$ | Type | $\sum_{\substack{0\\}}^{0}$ | Type | $\xrightarrow[\substack{0 \\ \vdots}]{\substack{0 \\ \hline}}$ | Type |  | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 1/0 | SPI Default | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 3072 | 153.60 | LVDS | 153.60 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 61.44 | LVDS | 61.44 | LVDS | 30.72 | LVDS | 30.72 | LVDS |
| 01 | I/O | I2C Default | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 3072 | 153.60 | LVDS | 153.60 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 61.44 | LVDS | 61.44 | LVDS | 30.72 | LVDS | 30.72 | LVDS |
| 11 | RESERVED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | 0x00 | PinMode 1-V2 | 19.44 | LVDS | 19.44 | Crystal | MANU | 19.44 | 3110.4 | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS |
| 10 | 0x01 | PinMode 2-V2 | 19.44 | LVDS | 19.44 | Crystal | MANU | 19.44 | 3110.4 | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS |
| 10 | 0x02 | PinMode 3-V2 | 19.44 | LVDS | 19.44 | Crystal | MANU | 19.44 | 3110.4 | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | PECL | 155.52 | HCSL | 155.52 | HCSL | 155.52 | HCSL | 155.52 | HCSL |
| 10 | 0x03 | PinMode 4-V2 | 19.44 | LVDS | 19.44 | Crystal | MANU | 19.44 | 3110.4 | 622.08 | PECL | 622.08 | PECL | 622.08 | PECL | 622.08 | PECL | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS |
| 10 | 0x04 | PinMode 5-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 125 | PECL | 125 | PECL | 125 | PECL | 125 | PECL | 100 | HCSL | 100 | HCSL | 100 | HCSL | 100 | HCSL |
| 10 | 0x05 | PinMode 6-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS | 100 | LVDS |
| 10 | 0x06 | PinMode 7-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 250 | LVDS | 250 | LVDS | 250 | LVDS | 250 | LVDS | 250 | LVDS | 250 | LVDS | 250 | LVDS | 250 | LVDS |
| 10 | 0x07 | PinMode 8-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 200 | PECL | 200 | PECL | 200 | PECL | 200 | PECL | 200 | HCSL | 200 | HCSL | 200 | HCSL | 200 | HCSL |
| 10 | 0x08 | PinMode 9-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 187.5 | PECL | 187.5 | PECL | 187.5 | PECL | 187.5 | PECL | 187.5 | HCSL | 187.5 | HCSL | 187.5 | HCSL | 187.5 | HCSL |
| 10 | 0x09 | PinMode 10-V2 | 38.4 | LVDS | 38.4 | Crystal | MANU | 38.4 | 3072 | 153.6 | LVDS | 153.6 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x0A | PinMode 11-V2 | 38.4 | LVDS | 38.4 | Crystal | MANU | 9.6 | 3072 | 153.6 | LVDS | 153.6 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x0B | PinMode 12-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 100 | LVDS | x | x | x | x | x | x | 100 | HCSL | 25 | CMOS | 24 | CMOS | 27 | CMOS |
| 10 | 0x0C | PinMode 13-V2 | 122.88 | LVDS | 122.88 | LVDS | MANU | 3.072 | 3072 | 153.6 | LVDS | 153.6 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 30.72 | LVDS | 30.72 | LVDS | 61.44 | LVDS | 61.44 | LVDS |
| 10 | 0xOD | PinMode 14-V2 | 153.6 | LVDS | 153.6 | LVDS | MANU | 0.384 | 3072 | 153.6 | LVDS | 153.6 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 30.72 | LVDS | 30.72 | LVDS | 61.44 | LVDS | 61.44 | LVDS |
| 10 | 0x0E | PinMode 15-V2 | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 2949.12 | 491.52 | PECL | 491.52 | PECL | 245.76 | PECL | 245.76 | PECL | 122.88 | LVDS | 122.88 | LVDS | 61.44 | LVDS | 30.72 | LVDS |
| 10 | 0x0F | PinMode 16-V2 | 19.44 | LVDS | 19.44 | Crystal | MANU | 19.44 | 3110.4 | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 155.52 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS |
| 10 | 0x10 | PinMode 17-V2 | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 2949.12 | 245.76 | LVDS | 245.76 | LVDS | 245.76 | LVDS | 245.76 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 122.88 | LVDS |
| 10 | 0x11 | PinMode 18-V2 | 25 | LVDS | 25 | Crystal | MANU | 6.25 | 3125 | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 106.25 | LVDS | 106.25 | LVDS | 106.25 | LVDS | 106.25 | LVDS |
| 10 | 0x12 | PinMode 19-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 106.25 | LVDS | 106.25 | LVDS | 106.25 | LVDS | 106.25 | LVDS |
| 10 | 0x13 | PinMode 20-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3125 | 156.25 | PECL | 156.25 | PECL | 125 | PECL | 125 | PECL | 66.67 | CMOS | 33.33 | CMOS | 50 | CMOS | 12.5 | CMOS |
| 10 | 0x14 | PinMode 21-V2 | 25 | CMOS | 25 | Crystal | MANU | 25 | 3125 | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 66.67 | LVDS | 156.25 | LVDS | 125 | LVDS | 100 | LVDS |
| 10 | 0x15 | PinMode 22-V2 | 25 | LVDS | 25 | Crystal | MANU | 1 | 3072 | 153.6 | LVDS | 153.6 | LVDS | 122.88 | LVDS | 122.88 | LVDS | 66.67 | LVDS | 156.25 | LVDS | 30.72 | LVDS | 100 | LVDS |
| 10 | 0x16 | PinMode 23-V2 | 19.2 | LVDS | 19.2 | Crystal | MANU | 3.84 | 2949.12 | 122.88 | LVDS | 122.88 | PECL | 122.88 | LVDS | 122.88 | LVDS | 30.72 | LVDS | 66.67 | LVDS | 153.6 | LVDS | 250 | LVDS |
| 10 | 0x17 | PinMode 24-V2 | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 2949.12 | 122.88 | LVDS | 122.88 | LVDS | 30.72 | LVDS | 30.72 | LVDS | 66.67 | LVDS | 100 | LVDS | 156.25 | LVDS | 156.25 | LVDS |
| 10 | 0x18 | PinMode 25-V2 | 25 | LVDS | 25 | Crystal | MANU | 25 | 3000 | 125 | LVDS | 125 | LVDS | 125 | LVDS | 125 | LVDS | 68.75 | LVDS | 68.75 | LVDS | 68.75 | LVDS | 68.75 | LVDS |
| 10 | 0x19 | PinMode 26-V2 | 10 | LVDS | 10 | Crystal | MANU | 0.08 | 2949.12 | 245.76 | PECL | 245.76 | PECL | 122.88 | PECL | 122.88 | PECL | 125 | LVDS | 100 | LVDS | 307.2 | LVDS | 307.2 | LVDS |
| 10 | 0x1A | PinMode 27-V2 | 30.72 | LVDS | 30.72 | LVDS | MANU | 30.72 | 2949.12 | 122.88 | LVDS | x | x | 30.72 | LVDS | 30.72 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 100 | LVDS | 66.67 | LVDS |
| 10 | 0x1B | PinMode 28-V2 | 10 | CMOS | 10 | LVDS | MANU | 0.08 | 2949.12 | 245.76 | CML | 245.76 | CML | 122.88 | CML | 122.88 | CML | 30.72 | LVDS | 66.67 | LVDS | 156.25 | LVDS | 307.2 | LVDS |

(1) The functionality of the status 0 and status 1 pins in SPI and $\mathrm{I}^{2} \mathrm{C}$ mode is programmable.
 primary and secondary input stage power supply must be always connected.
For all pin modes, STATUS0 outputs the PLL_LOCK signal and STATUS1 the LOSS OF REFERENCE.
General Note: in all pin mode, all voltage supplies must either be 1.8 V or $2.5 / 3.3 \mathrm{~V}$ and the PWR pin number 44 must be set to 0 or 1 accordingly. In SPI and $\mathrm{I}^{2} \mathrm{C}$ mode, the supply voltages can be "mixed and matched" as long as the corresponding register bits reflect the supply voltage setting for each desired 1.8 V or $2.5 / 3.3 \mathrm{~V}$ supply.

Table 11. PRE-CONFIGURED SETTINGS OF CDCM6208V2 ACCESSIBLE BY PIN[4:0] ${ }^{(1)(2)}$ (continued)

|  |  | UseCase |  | Type |  | Type |  | f(PFD) | f(VCO) | $\underset{\substack{0 \\ \hline \multirow{2}{c}{\hline}\\ \hline}}{ }$ | Type |  | Type | $\underset{\substack{\mathrm{Z} \\ \hline \multirow{2}{*}{\hline}\\ \hline}}{ }$ | Type | $\sum_{\substack{0 \\ \hline \multirow{2}{*}{\hline}\\ \hline}}$ | Type |  | Type |  | Type | $\overbrace{\text { ¢ }}^{\substack{0}}$ | Type | ¢ | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 0x1C | PinMode 29-V2 | 19.44 | LVDS | 19.44 | Crystal | MANU | 0.01 | 3125 | 156.25 | LVDS | 156.25 | LVDS | 125 | LVDS | 125 | LVDS | 66.67 | LVDS | 100 | LVDS | 25 | LVDS | 25 | LVDS |
| 10 | 0x1D | PinMode 30-v2 | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 2949.12 | 737.28 | PECL | 737.28 | PECL | 491.52 | PECL | 491.52 | PECL | 122.88 | HCSL | 122.88 | HCSL | 122.88 | LVDS | 122.88 | LVDS |
| 10 | 0x1E | PinMode 31-V2 | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 3072 | 614.4 | PECL | 614.4 | PECL | 307.2 | PECL | 307.2 | PECL | 153.6 | HCSL | 153.6 | HCSL | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x1F | PinMode 32-v2 | 30.72 | LVDS | 30.72 | Crystal | MANU | 30.72 | 3072 | 153.6 | CML | 153.6 | CML | 153.6 | CML | 153.6 | CML | 100 | LVDS | 66.67 | LVDS | 125 | LVDS | 50 | LVDS |
| Alternative PinMode usage by modifying input frequencies: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | 0x00 | PinMode 1-V2 | 19.2 | LVDS | 19.2 | Crystal | MANU | 19.2 | 3072 | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x01 | PinMode 2-V2 | 19.2 | LVDS | 19.2 | Crystal | MANU | 19.2 | 3072 | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 153.6 | PECL | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x03 | PinMode 4-V2 | 19.2 | LVDS | 19.2 | Crystal | MANU | 19.2 | 3072 | 614.4 | PECL | 614.4 | PECL | 614.4 | PECL | 614.4 | PECL | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS | 153.6 | LVDS |
| 10 | 0x11 | PinMode 18-V1 | 25 | LVDS | 25 | Crystal | MANU | 25 | 2500 | 625 | CML | 625 | CML | 625 | CML | 625 | CML | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS | 156.25 | LVDS |

## Loop Filter recommendations for pin modes

The following two tables provide the internal charge pump and R3/C3 settings for pin modes. The designer can either design their own optimized loop filter, or use the suggested loop filter in the Table 12.

Table 12. CDCM6208V1 Loop Filter Recommendation for Pin Mode

| $$ |  | $\begin{aligned} & \ddot{\omega} \\ & \text { む̈ } \\ & \text { O } \end{aligned}$ | PRI_REF |  | SEC_REF |  | REF_SEL | $\begin{array}{\|c\|} \hline f(\text { PFD }) \\ \hline[\mathrm{MHz}] \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { ICP } \\ \hline \\ \hline[\mathrm{mA}] \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { suggested loop Filter } \\ \hline \text { C1/R2/C2 } \end{array}$ | Internal LPF components |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|c\|} \hline \text { Freq } \\ {[\mathrm{MHz}]} \\ \hline \end{array}$ | Type | $\begin{gathered} \text { Freq } \\ {[\mathrm{MHz}]} \\ \hline \end{gathered}$ | Type |  |  |  |  | R3 | C3 |
| 00 | out | SPI Default | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 | 100pF/500R/22nF | 100 Ohm | 242.5 pF |
| 10 | 0x00 | Pin Mode 1-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x01 | Pin Mode 2-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x02 | Pin Mode 3-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | $0 \times 03$ | Pin Mode 4-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x04 | Pin Mode 5-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x05 | Pin Mode 6-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x06 | Pin Mode 7-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x07 | Pin Mode 8-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x08 | Pin Mode 9-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x09 | Pin Mode 10-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x0A | Pin Mode 11-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0xOB | Pin Mode 12-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x0C | Pin Mode 13-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | OxOD | Pin Mode 14-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x0E | Pin Mode 15-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x0F | Pin Mode 16-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x10 | Pin Mode 17-V1 | 30.72 | LVDS | 30.72 | Crystal | SEC | 30.72 | 2.5 | 220pF/400/22nF | 100 Ohm | 242.5 pf |
| 10 | 0x11 | Pin Mode 18-V1 | 24.883 | LVDS | 24.883 | Crystal | SEC | 24.8832 | 2.5 | 100pF/500R/22nF | 100 Ohm | 242.5 pF |
| 10 | 0x12 | Pin Mode 19-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x13 | Pin Mode 20-V1 | 0.008 | LVCMOS | 0.008 | LVCMOS | PRI | 0.008 | 0.5 | 1uF/1.3k/22uF | 4010 Ohm | 562.5 pf |
| 10 | 0x14 | Pin Mode 21-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 | 100pF/500R/22nF | 100 Ohm | 242.5 pF |
| 10 | 0x15 | Pin Mode 22 - V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x16 | Pin Mode $23-\mathrm{V} 1$ | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pf |
| 10 | 0x17 | Pin Mode 24-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x18 | Pin Mode 25 - V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 p |
| 10 | 0x19 | Pin Mode 26-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pp |
| 10 | 0x1A | Pin Mode 27-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 10 Ohm | 30.0 pf |
| 10 | 0x1B | Pin Mode 28 - V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 Ohm | 242.5 pF |
| 10 | 0x1C | Pin Mode 29-V1 | 10 | LVCMOS | 10 | Crystal | AUTO | 10 | 2.5 | 20pF/1210/68nF | 100 Ohm | 242.5 pF |
| 10 | 0x1D | Pin Mode $30-\mathrm{V} 1$ | 25 | LVCMOS | 25 | Crystal | PRI | 25 | 2.5 | 100pF/500R/22nF | 100 Ohm | 242.5 pf |
| 10 | 0x1E | Pin Mode 31-V1 | 30.72 | LVDS | 30.72 | LVDS | PRI | 0.04 | 0.5 | 4.7uF/250/47uF | 4010 Ohm | 562.5 pf |
| 10 | 0x1F | Pin Mode 32 - V1 | 25 | LVDS | x | x | PRI | 25 | 2.5 | 100pF/500R/22nF | 100 Ohm | 242.5 pF |

Table 13. CDCM6208V2 Loop Filter Recommendation for Pin Mode

| $\begin{aligned} & \text { 山 } \\ & \stackrel{0}{0} \\ & \sum_{1} \\ & \bar{\omega} \end{aligned}$ | $\frac{\underset{\sim}{\dot{U}}}{\frac{\overline{1}}{\text { 2 }}}$ | $\begin{aligned} & \tilde{\sim} \\ & \tilde{\sim} \\ & \tilde{\sim} \end{aligned}$ | PRI_REF |  | SEC_REF |  | REF_SEL | f(PFD) <br> [ MHz ] | $\begin{array}{\|c\|} \hline \text { ICP } \\ \hline[\mathrm{mA}] \end{array}$ | suggested loop Filter$\mathrm{C} 1 / \mathrm{R} 2 / \mathrm{C} 2$ | Internal LPF components |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { Freq } \\ {[\mathrm{MHz}]} \end{gathered}$ | Type | Freq <br> [MHz] | Type |  |  |  |  | R3 ( $\mathbf{\Omega}$ ) | C3 (pf) |
| 00 | out | SPI Default | 30.72 | LVDS | 30.72 | Crystal | SEC | 30.72 | 2.5 | 470pF/560R/100nF | 100 | 242.5 |
| 10 | 0x00 | Pin Mode 1 - V1 | 19.44 | LVDS | 19.44 | Crystal | SEC | 19.44 | 2.5 | $330 \mathrm{pF} / 530 \mathrm{R} / 22 \mathrm{nF}$ | 100 | 242.5 |
| 10 | 0x01 | Pin Mode 2 - V1 | 19.44 | LVDS | 19.44 | Crystal | SEC | 19.44 | 0.5 | $4.7 \mathrm{uF} / 10 \mathrm{R} / 100 \mathrm{uF}$ | 4010 | 562.5 |
| 10 | 0x02 | Pin Mode 3 - V1 | 19.44 | LVDS | 19.44 | Crystal | SEC | 19.44 | 2.5 | $330 \mathrm{pF} / 530 \mathrm{R} / 22 \mathrm{nF}$ | 100 | 242.5 |
| 10 | 0x03 | Pin Mode 4 - V1 | 19.44 | LVDS | 19.44 | Crystal | SEC | 19.44 | 2.5 |  | 100 | 242.5 |
| 10 | 0x04 | Pin Mode 5-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 | 200pF/400R/22nF | 100 | 242.5 |
| 10 | 0x05 | Pin Mode 6 - V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 | 242.5 |
| 10 | 0x06 | Pin Mode 7 - V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 | 242.5 |
| 10 | 0x07 | Pin Mode 8-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 | 242.5 |
| 10 | 0x08 | Pin Mode 9-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 | 242.5 |
| 10 | 0x09 | Pin Mode 10-V1 | 38.4 | LVDS | 38.4 | Crystal | SEC | 38.4 | 2.5 | 220p/280R/22n | 100 | 242.5 |
| 10 | 0x0A | Pin Mode 11 - V1 | 38.4 | LVDS | 38.4 | Crystal | SEC | 9.6 | 0.5 | 4.7uF/10R/100uF | 4010 | 562.5 |
| 10 | Ox0B | Pin Mode 12-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 | $200 \mathrm{pF} / 400 \mathrm{R} / 22 \mathrm{nF}$ | 100 | 242.5 |
| 10 | 0x0C | Pin Mode 13-V1 | 122.88 | LVDS | 122.88 | LVDS | SEC | 3.072 | 0.5 | 10uF/15R/100uF | 4010 | 562.5 |
| 10 | Ox0D | Pin Mode 14-V1 | 153.6 | LVDS | 153.6 | LVDS | SEC | 0.384 | 0.5 | 10uF/42R/100uF | 4010 | 562.5 |
| 10 | OxOE | Pin Mode 15-V1 | 30.72 | LVDS | 30.72 | Crystal | SEC | 30.72 | 2.5 | 470pF/560R/100nF | 100 | 242.5 |
| 10 | 0x0F | Pin Mode 16-V1 | 19.44 | LVDS | 19.44 | Crystal | SEC | 19.44 | 2.5 | $330 \mathrm{pF} / 530 \mathrm{R} / 22 \mathrm{nF}$ | 100 | 242.5 |
| 10 | 0x10 | Pin Mode 17 - V1 | 30.72 | LVDS | 30.72 | Crystal | SEC | 30.72 | 2.5 | 470pF/560R/100nF | 100 | 242.5 |
| 10 | 0x11 | Pin Mode 18-V1 | 25 | LVDS | 25 | Crystal | SEC | 6.25 | 2.5 | $100 \mathrm{p} / 1.1 \mathrm{k} / 10 \mathrm{n}$ | 530 | 310 |
| 10 | 0x12 | Pin Mode 19-V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 | $200 \mathrm{pF} / 400 \mathrm{R} / 22 \mathrm{nF}$ | 100 | 242.5 |
| 10 | $0 \times 13$ | Pin Mode 20 - V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 |  | 100 | 242.5 |
| 10 | 0x14 | Pin Mode 21 - V1 | 25 | LVCMOS | 25 | Crystal | PRI | 25 | 2.5 |  | 100 | 242.5 |
| 10 | 0x15 | Pin Mode 22 - V1 | 25 | LVDS | 25 | Crystal | SEC | 1 | 2.5 | 100p/1.5k/100n | 4010 | 562.5 |
| 10 | 0x16 | Pin Mode 23 - V1 | 19.2 | LVDS | 19.2 | Crystal | PRI | 3.84 | 1.5 | 22nF/220R/1uF | 1050 | 562.5 |
| 10 | 0x17 | Pin Mode 24 - V1 | 30.72 | LVDS | 30.72 | Crystal | PRI | 30.72 | 2.5 | 470pF/560R/100nF | 100 | 242.5 |
| 10 | $0 \times 18$ | Pin Mode 25 - V1 | 25 | LVDS | 25 | Crystal | SEC | 25 | 2.5 | $200 \mathrm{pF} / 400 \mathrm{R} / 22 \mathrm{nF}$ | 100 | 242.5 |
| 10 | 0x19 | Pin Mode 26 - V1 | 10 | LVDS | 10 | Crystal | SEC | 0.08 | 1 | 5uF/100/100uF | 4010 | 562.5 |
| 10 | 0x1A | Pin Mode 27 - V1 | 30.72 | LVDS | 30.72 | LVDS | PRI | 30.72 | 2.5 | 470pF/560R/100nF | 10 | 242.5 |
| 10 | $0 \times 1 \mathrm{~B}$ | Pin Mode 28 - V1 | 10 | LVCMOS | 10 | LVDS | PRI | 0.08 | 1 | 5uF/100/100uF | 4010 | 562.5 |
| 10 | 0x1C | Pin Mode 29 - V1 | 19.44 | LVDS | 19.44 | Crystal | PRI | 0.01 | 1.5 | 5uF/200/100uF | 4010 | 562.5 |
| 10 | 0x1D | Pin Mode 30 - V1 | 30.72 | LVDS | 30.72 | Crystal | SEC | 30.72 | 2.5 | 470pF/560R/100nF | 100 | 242.5 |
| 10 | 0x1E | Pin Mode 31 - V1 | 30.72 | LVDS | 30.72 | Crystal | SEC | 30.72 | 2.5 |  | 100 | 242.5 |
| 10 | 0x1F | Pin Mode 32 - V1 | 30.72 | LVDS | 30.72 | Crystal | PRI | 30.72 | 2.5 |  | 100 | 242.5 |

## Status Pins Definition

The device vitals such as input signal quality, smart mux input selection, and PLL lock can be monitored by reading device registers or at the status pins STATUS1, and STATUSO. Register 3[12:7] allows for customization of which vitals are mapped to these two pins. Table 14 lists the three events that can be mapped to each status pin and which can also be read in the register space.

Table 14. CDCM6208 Status Pin Definition List

| STATUS <br> SIGNAL Name | SIGNAL Type | SIGNAL NAME | REGISTER BIT <br> NO. | Description |
| :---: | :---: | :---: | :---: | :--- |
| SEL_REF | LVCMOS | STATUS0, 1 | Reg 3.12 <br> Reg 3.9 | Indicates Reference Selected for PLL: <br> $0 \rightarrow$ Primary input selected to drive PLL <br> $1 \rightarrow$ Secondary input selected to drive PLL |
| LOS_REF | LVCMOS | STATUS0,1 | Reg 3.11 <br> Reg 3.8 | Loss of selected reference input observed at active input: <br> $0 \rightarrow$ Reference input present <br> $1 \rightarrow$ Loss of reference input |
|  |  |  |  | Important Note 1: For LOS_REF to operate properly, the secondary <br> input SEC_IN must be enabled. Set register Q4.5=1. If register |
| Q4.5 is set to zero, LOS_REF will output a static high signal |  |  |  |  |
| regardless of the actual input signal status on PRI_IN. |  |  |  |  |

Table 14. CDCM6208 Status Pin Definition List (continued)

| STATUS SIGNAL Name | SIGNAL Type | SIGNAL NAME | REGISTER BIT NO. | Description |
| :---: | :---: | :---: | :---: | :---: |
| PLL_UNLOCK | LVCMOS | STATUS0, 1 | Reg 3.10 Reg 3.7 | Indicates unlock status for PLL (digital): <br> PLL locked $\rightarrow$ Q21.02 $=0$ and $\mathrm{V}_{\text {STATUSO/1 }}=\mathrm{V}_{\text {IH }}$ PLL unlocked $\rightarrow$ Q21.2 $=1$ and $\mathrm{V}_{\text {STATUSO/ } 19}=\mathrm{V}_{\text {IL }}$ See note ${ }^{(1)}$ Note 2: I $f$ the smartmux is enabled and both reference clocks stall, the STATUSx output signal will $98 \%$ of the time indicate the LOS condition with a static high signal. However, in $2 \%$ of the cases, the LOS detection engine erroneously stalls at a state where the STATUSX output PLL lock indicator will signalize high for 511 out of every 512 PFD clock cycles. |

(1) The reverse logic between the register Q21.2 and the external output signal on STATUS0 or STATUS1.

## NOTE

It is recommended to assert only one out of the three register bits for each of the status pins. For example, to monitor the PLL lock status on STATUSO and the selected reference clock sources on STATUS1 output, the device register settings would be Q3.12 = Q3.7 = 1 and Q3.11 = Q3.10 = Q3.9 = Q3.8 = 0 . If a status pin is unused, it is recommended to set the according 3 register bits to zero (e.g. Q3[12:9] $=0$ for STATUSO $=0$ ). If more than one bit is enabled for each STATUS signal, the function becomes OR'ed. For example, if Q3.11 = Q3. $10=1$ and Q3.12 = 0 , the STATUS0 output would be high either if the device goes out of lock or the selected reference clock signal is lost.

## PLL lock detect

The PLL lock detection circuit is a digital detection circuit which detects any frequency error, even a single cycle slip. The PLL unlock is signalized when a certain number of cycle slips have been exceeded, at which point the counter is reset. A frequency error of $2 \%$ will cause PLL unlock to stay low. A $0.5 \%$ frequency error shows up as toggling the PLL lock output with roughly $50 \%$ duty cycle at roughly $1 / 1000$ th of the PFD update frequency to the device. A frequency error of 1 ppm would show up as rare toggling low for a duration of approximately 1000 PFD update clock cycles. If the system plans using PLL lock to toggle a system reset, then consider adding an RC filter on the PLL LOCK output (Status 1 or Status 0 ) to avoid rare cycle slips from triggering an entire system reset.

## Interface and control

The host (DSP, Microcontroller, FPGA, etc) configures and monitors the CDCM6208 via the SPI or ${ }^{2} \mathrm{C}$ port. The host reads and writes to a collection of control/status bits called the register file. Typically, a hardware block is controlled and monitored via a specific grouping of bits located within the register file. The host controls and monitors certain device-wide critical parameters directly, via control/status pins. In the absence of a host, the CDCM6208 can be configured to operate in pin mode where the control pins [PINO-PIN4] can be set appropriately to generate the necessary clock outputs out of the device.


SPI: SI_MODE[1:0]=00; I2C: SI_MODE[1:0]=01; Pin Mode: SI_MODE[1:0]=10
Figure 43. CDCM6208 Interface and Control Block
Within this register space, there are certain bits that have read/write access. Other bits are read-only (an attempt to write to a read only bit will not change the state of the bit).

## REGISTER FILE REFERENCE CONVENTION

Figure 44 shows the method this document employs to refer to an individual register bit or a grouping of register bits. If a drawing or text references an individual bit, the format is to specify the register number first and the bit number second. The CDCM6208 contains 21 registers that are 16 bits wide. The register addresses and the bit positions both begin with the number zero (0). A period separates the register address and bit address. The first bit in the register file is address 'R0.0' meaning that it is located in Register 0 and is bit position 0 . The last bit in the register file is address R 31.15 referring to the $16^{\text {th }}$ bit of register address 31 (the $32^{\text {nd }}$ register in the device


Figure 44. CDCM6208 Register Reference Format

## SPI - SERIAL PERIPHERAL INTERFACE

To enable the SPI port, tie the communication select pins SI_MODE[1:0] to ground. SPI is a master/slave protocol in which the host system is always the master; therefore, the host always initiates communication to/from the device. The SPI interface consists of four signal pins. The device SPI address is 0000.

Table 15. SERIAL PORT SIGNALS IN SPI MODE

| PIN |  | I/O |  |
| :---: | :---: | :---: | :--- |
| NAME | NUMBER |  | DESCRIPTION |
| SDI/SDA/PIN1 | 2 | Input | SDI: SPI Serial Data Input |
| SDO/AD0/PIN2 | 3 | Output | SDO: SPI Serial Data |
| SCS/AD1/PIN3 | 4 | Input | SCS: SPI Latch Enable |
| SCL/PIN4 | 5 | Input | SCL: SPI/ ${ }^{2} \mathrm{C}$ Clock |

The host must present data to the device MSB first. A message includes a transfer direction bit, an address field, and a data field as depicted in Figure 45


Figure 45. CDCM6208 SPI Message Format

## Writing to the CDCM6208

To initiate a SPI data transfer, the host asserts the SCS (serial chip select) pin low. The first rising edge of the clock signal (SCL) transfers the bit presented on the SDI pin of the CDCM6208. This bit signals if a read (first bit high) or a write (first bit low) will transpire. The SPI port shifts data to the CDCM6208 with each rising edge of SCL. Following the W/R bit are 4 fixed bits followed by 11 bits that specify the address of the target register in the register file. The 16 bits that follow are the data payload. If the host sends an incomplete message, (i.e. the host de-asserts the SCS pin high prior to a complete message transmission), then the CDCM6208 aborts the transfer, and device makes no changes to the register file or the hardware. Figure 47 shows the format of a write transaction on the CDCM6208 SPI port. The host signals the CDCM6208 of the completed transfer and disables the SPI port by de-asserting the SCS pin high.

## Reading from the CDCM6208

As with the write operation, the host first initiates a SPI transfer by asserting the SCS pin low. The host signals a read operation by shifting a logical high in the first bit position, signaling the CDCM6208 that the host is imitating a read data transfer from the device. During the portion of the message in which the host specifies the CDCM6208 register address, the host presents this information on the SDI pin of the device (for the first 15 clock cycles after the W/R bit). During the 16 clock cycles that follow, the CDCM6208 presents the data from the register specified in the first half of the message on the SDO pin. The SDO output is 3 -stated anytime SCS is high, so that multiple SPI slave devices can be connected to the same serial bus. The host signals the CDCM6208 that the transfer is complete by de-asserting the SCS pin high.


Figure 46.

## Block Write/Read Operation

The device supports a block write and block read operation. The host need only specify the lowest address of the sequence of addresses that the host needs to access. The CDCM6208 will automatically increment the internal register address pointer if the SCS pin remains low after the SPI port finishes the initial 32-bit transmission sequence. Each transmission of 16 bits (a data payload width) results in the device automatically incrementing the address pointer (provided the SCS pin remains active low for all sequences).

INSTRUMENTS


Figure 47. CDCM6208 SPI Port Message Sequencing


Figure 48. CDCM6208 SPI Port Timing

Table 16. SPI TIMING

|  | PARAMETER | MIN | TYP | MAX |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\text {Clock }}$ | Clock Frequency for the SCL |  | UNITS |  |
| $\mathrm{t}_{1}$ | SPI_LE to SCL setup time | 10 |  |  |
| $\mathrm{t}_{2}$ | SDI to SCL setup time | 10 |  |  |
| $\mathrm{t}_{3}$ | SDO to SCL hold time | 10 | ns |  |
| $\mathrm{t}_{4}$ | SCL high duration | 25 | ns |  |
| $\mathrm{t}_{5}$ | SCL low duration | 25 | ns |  |
| $\mathrm{t}_{6}$ | SCL to SCS Setup time | 10 | ns |  |
| $\mathrm{t}_{7}$ | SCS Pulse Width | 20 | ns |  |
| $\mathrm{t}_{8}$ | SDI to SCL Data Valid (First Valid Bit after SCS) | 10 |  |  |

## Pre SERIAL INTERFACE

With SI_MODE1=0 and SI_MODE0 $=1$ the CDCM6208 enters $I^{2} \mathrm{C}$ mode. The ${ }^{2} \mathrm{C}$ port on the CDCM6208 works as a slave device and supports both the 100 kHz standard mode and 400 kHz fast mode operations. Fast mode imposes a glitch tolerance requirement on the control signals. Therefore, the input receivers ignore pulses of less than 50 ns duration. The inputs of the device also incorporates a Schmitt trigger at the SDA and SCL inputs to provide receiver input hysteresis for increased noise robustness.

## NOTE

Communication through $I^{2} \mathrm{C}$ is not possible while RESETN is held low.

In an $I^{2} \mathrm{C}$ bus system, the CDCM6208 acts as a slave device and is connected to the serial bus (data bus SDA and clock bus SCL). The SDA port is bidirectional and uses an open drain driver to permit multiple devices to be connected to the same serial bus. The CDCM6208 allows up to four unique CDCM6208 slave devices to occupy the $I^{2} C$ bus in addition to any other $I^{2} C$ slave device with a different $I^{2} C$ address. These slave devices are accessed via a 7 -bit slave address transmitted as part of an $I^{2} \mathrm{C}$ packet. Only the device with a matching slave address responds to subsequent $I^{2} C$ commands. The device slave address is $10101 x x$ (the two LSBs are determined by the AD1 and AD0 pins). The five MSBs are hard-wired, while the two LSBs are set through pins on device powerup.


Figure 49.
During the data transfer through the $\mathrm{I}^{2} \mathrm{C}$ port interface, one clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low. The start data transfer condition is characterized by a high-to-low transition on the SDA line while SCL is high. The stop data transfer condition is characterized by a low-to-high transition on the SDA line while SCL is high. The start and stop conditions are always initiated by the master. Every byte on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit and bytes are sent MSB first.
The acknowledge bit $(A)$ or non-acknowledge bit $(A)$ is the $9^{\text {th }}$ bit attached to any 8 -bit data byte and is always generated by the receiver to inform the transmitter that the byte has been received (when $A=0$ ) or not (when $A$ $=1$ ). $A=0$ is done by pulling the SDA line low during the $9^{\text {th }}$ clock pulse and $A=1$ is done by leaving the SDA line high during the $9^{\text {th }}$ clock pulse.
The $I^{2} \mathrm{C}$ master initiates the data transfer by asserting a start condition which initiates a response from all slave devices connected to the serial bus. Based on the 8 -bit address byte sent by the master over the SDA line (consisting of the 7-bit slave address (MSB first) and an R/W bit), the device whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data transfer with the master. The CDCM6208 slave address bytes are given in below table.
After the data transfer has occurred, stop conditions are established. In write mode, the master asserts a stop condition to end data transfer during the $10{ }^{\text {th }}$ clock pulse following the acknowledge bit for the last data byte from the slave. In read mode, the master receives the last data byte from the slave but does not pull SDA low during the $9^{\text {th }}$ clock pulse. This is known as a non-acknowledge bit. By receiving the non-acknowledge bit, the slave knows the data transfer is finished and enters the idle mode. The master then takes the data line low during the low period before the $10^{\text {th }}$ clock pulse, and high during the $10{ }^{\text {th }}$ clock pulse to assert a stop condition.

For "Register Write/Read" operations, the $I^{2} \mathrm{C}$ master can individually access addressed registers, that are made of two 8 -bit data bytes.

Table 17. $I^{2} \mathrm{C}$ SLAVE ADDRESS BYTE

| A6 | A5 | A4 | A3 | A2 | AD1 | AD0 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | $1 / 0$ |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | $1 / 0$ |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | $1 / 0$ |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | $1 / 0$ |

Table 18. Generic Programming Sequence

| S | Start Condition |
| :---: | :--- |
| Sr | Repeated Condition |
| $\mathrm{R} / \overline{\mathrm{W}}$ | $1=$ Read $($ Rd $)$ from slave; $0=$ Write $(\mathrm{Wr})$ to slave |
| A | Acknowledge (ACK $=0$ and NACK $=1)$ |
| P | Stop Condition |
|  | Master to Slave Transmission |
|  | Slave to Master Transmission |

Figure 50. Register Write Programming Sequence

| 1 | 7 | 1 | 1 | 8 | 1 | 8 | 1 | 8 | 1 | 8 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | SLAVE <br> Address | Wr | A | Register Address | A | Register Address | A | Data Byte | A | Data Byte | A | P |

Figure 51. Register Read Programming Sequence

| 1 | 7 | 1 | 1 | 8 | 1 | 8 | 1 | 1 | 1 | 1 | 1 | 8 | 1 | 8 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | SLAVE <br> Address | Wr | A | Register Address | A | Register Address | A | S | Slave Address | Rd | A | Data <br> Byte | A | Data <br> Byte | A | P |



Figure 52. $I^{2} \mathrm{C}$ Timing Diagram

Table 19. $I^{2} \mathrm{C}$ tIMING

| SYMBOL | PARAMETER | STANDARD MODE |  | FAST MODE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency | 0 | 100 | 0 | 400 | kHz |
| $\mathrm{t}_{\text {su(START }}$ | START Setup Time (SCL high before SDA low) | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{th}_{\mathrm{h} \text { (START) }}$ | START Hold Time (SCL low after SDA low) | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w} \text { (SCLL) }}$ | SCL Low-pulse duration | 4.7 |  | 1.3 |  | $\mu s$ |
| $\mathrm{t}_{\mathrm{w} \text { (SCLH) }}$ | SCL High-pulse duration | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{h} \text { (SDA) }}$ | SDA Hold Time (SDA valid after SCL low) | $0{ }^{(1)}$ | 3.45 | 0 | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su(SDA) }}$ | SDA Setup Time | 250 |  | 100 |  | ns |
| $\mathrm{t}_{\text {r-in }}$ | SCL / SDA input rise time |  | 1000 |  | 300 | ns |
| $t_{\text {f-in }}$ | SCL / SDA input fall time |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {f-out }}$ | SDA Output fall time from $\mathrm{V}_{\mathrm{IH}}$ min to $\mathrm{V}_{\mathrm{IL}}$ max with a bus capacitance from 10 pF to 400 pF |  | 250 |  | 250 | ns |
| $\mathrm{t}_{\text {su(STOP) }}$ | STOP Setup Time | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BUS }}$ | Bus free time between a STOP and START condition | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {glitch_filter }}$ | Pulse width of spikes suppressed by the input glitch filter | 75 | 300 | 75 | 300 | ns |

(1) The $I^{2} \mathrm{C}$ master must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.
For additional information, refer to the $I^{2} \mathrm{C}$-Bus specification, Version 2.1 (January 2000); the CDCM6208 meets the switching characteristics for standard mode and fast mode transfer.

## CONFIGURING THE PLL

The CDCM6208 allows configuring the PLL to accommodate various input and output frequencies either through an $I^{2} C$ or SPI programming interface or in the absence of programming, the PLL can be configured through control pins. The PLL can be configured by setting the Smart Input MUX, Reference Divider, PLL Loop Filter, Feedback Divider, Prescaler Divider, and Output Dividers.
For the PLL to operate in closed loop mode, the following condition in Equation 2 has to be met when using primary input for the reference clock, and the condition in Equation 3 has to be met when using secondary input for the reference clock.

$$
\begin{align*}
& \frac{f_{\mathrm{PRI}} \mathrm{REF}}{(\mathrm{M} \times \mathrm{R})}=\frac{f_{\mathrm{VCO}}}{\left(\mathrm{~N} \times \mathrm{PS} \mathrm{P}^{2}\right)}  \tag{2}\\
& \frac{f_{\mathrm{SEC}} \mathrm{REF}}{\mathrm{M}}=\frac{f_{\mathrm{VCO}}}{(\mathrm{~N} \times \text { PS_A })} \tag{3}
\end{align*}
$$

In Equation 2 and Equation 3 , $f_{\text {PRI REF }}$ is the reference input frequency on the primary input and $f_{\text {SEC REF }}$ is the reference input frequency on the secondary input, $R$ is the reference divider, $M$ is the input divider, $N$ is the feedback divider, and PS_A the prescaler divider A.
The output frequency, $f_{\mathrm{OUT}}$, is a function of $f_{\mathrm{Vco}}$, the prescaler A , and the output divider ( O ), and is given by Equation 4. (Use PS_B in for outputs 2, 3, 6, and 7).

$$
\begin{equation*}
f_{\text {OUT }}=\frac{f_{\text {OSC }}}{\left(\mathrm{O} \times \mathrm{PS} \_\mathrm{A}\right)} \tag{4}
\end{equation*}
$$

When the output frequency plan calls for the use of some output dividers as fractional values, the following steps are needed to calculate the closest achievable frequencies for those using fractional output dividers and the frequency errors (difference between the desired frequency and the closest achievable frequency).

- Based on system needs, decide the frequencies that need to have best possible jitter performance.
- Once decided, these frequencies need to be placed on integer output dividers.
- Then a frequency plan for these frequencies with strict jitter requirements can be worked out using the common divisor algorithm.
- Once the integer divider plans are worked out, the PLL settings (including VCO frequency, feedback divider, input divider and prescaler divider) can be worked out to map the input frequency to the frequency out of the prescaler divider.
- Then calculate the fractional divider values (whose values must be greater than 2 ) that are needed to support the output frequencies that are not part of the common frequency plan from the common divisor algorithm already worked out.
- For each fractional divider value, try to represent the fractional portion in a 20 bit binary scheme, where the first fractional bit is represented as 0.5 , the second fractional bit is represented as 0.25 , third fractional bit is represented as 0.125 and so on. Continue this process until the entire 20 bit fractional binary word is exhausted.
- Once exhausted, the fraction can be calculated as a cumulative sum of the fractional bit $x$ fractional value of the fractional bit. Once this is done, the closest achievable output frequency can be calculated with the mathematical function of the frequency out of the prescaler divider divided by the achievable fractional divider.
- The frequency error can then be calculated as the difference between the desired frequency and the closest achievable frequency.


## DEVICE REGISTER MAP

In SPI/ $/{ }^{2} \mathrm{C}$ mode the device can be configured through twenty registers. Register 4 configures the input, Reg 0-3 the PLL and dividers, and Register 5-20 configures the 8 different outputs.


Figure 53. Device Register Map

Table 20. Register 0

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15:10 | RESERVED |  | These bits must be set to 0 |
| 9:7 | LF_C3[2:0] | PLL Internal Loop Filter (C3) | PLL Internal Loop Filter Capacitor (C3) Selection $000 \rightarrow 35 \mathrm{pF}$ <br> $001 \rightarrow 112.5 \mathrm{pF}$ <br> $010 \rightarrow 177.5 \mathrm{pF}$ <br> $011 \rightarrow 242.5 \mathrm{pF}$ <br> $100 \rightarrow 310 \mathrm{pF}$ <br> $101 \rightarrow 377.5 \mathrm{pF}$ <br> $110 \rightarrow 445 \mathrm{pF}$ <br> $111 \rightarrow 562.5 \mathrm{pF}$ |

Table 20. Register 0 (continued)

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 6:4 | LF_R3[2:0] | PLL Internal Loop Filter (R3) | PLL Internal Loop Filter Resistor (R3) Selection $000 \rightarrow 10 \Omega$ <br> $001 \rightarrow 30 \Omega$ <br> $010 \rightarrow 60 \Omega$ <br> $011 \rightarrow 100 \Omega$ <br> $100 \rightarrow 530 \Omega$ <br> $101 \rightarrow 1050 \Omega$ <br> $110 \rightarrow 2080 \Omega$ <br> $111 \rightarrow 4010 \Omega$ |
| 3:1 | PLL_ICP[2:0] | PLL Charge Pump | PLL Charge Pump Current Setting $000 \rightarrow 500 \mu \mathrm{~A}$ <br> $001 \rightarrow 1.0 \mathrm{~mA}$ <br> $010 \rightarrow 1.5 \mathrm{~mA}$ <br> $011 \rightarrow 2.0 \mathrm{~mA}$ <br> $100 \rightarrow 2.5 \mathrm{~mA}$ <br> $101 \rightarrow 3.0 \mathrm{~mA}$ <br> $110 \rightarrow 3.5 \mathrm{~mA}$ <br> $111 \rightarrow 4.0 \mathrm{~mA}$ |
| 0 | RESERVED |  | This bit is tied to zero statically, and it is recommended to set to 0 when writing to register. |

Table 21. Register 1

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| $15: 2$ | PLL_REFDIV[13:0] | PLL Reference Divider | PLL Reference 14-b Divider Selection <br> (Divider value is register value +1 ) |
| $1: 0$ | PLL_FBDIV1[9:8] | PLL Feedback Divider 1 | PLL Feedback 10-b Divider Selection, Bits 9:8 |

Table 22. Register 2

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| $15: 8$ | PLL_FBDIV1[7:0] | PLL Feedback Divider 1 | PLL Feedback 10-b Divider Selection, Bits 7:0 <br> (Divider value is register value +1) |
| $7: 0$ | PLL_FBDIV0[7:0] | PLL Feedback Divider 0 | PLL Feedback 8-b Divider Selection <br> (Divider value is register value +1) |

Table 23. Register 3

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15:13 | RESERVED |  | These bits must be set to 0 |
| 12 | ST1_SEL_REFCLK | Device Status | Reference clock status enable on Status 1 pin: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (See Table 14 for full description) |
| 11 | ST1_LOR_EN |  | Loss-of-reference Enable on Status 1 pin: $0 \rightarrow$ Disable" <br> $1 \rightarrow$ Enable (See Table 14 for full description) |
| 10 | ST1_PLLLOCK_EN |  | PLL Lock Indication Enable on Status 1 pin: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (See Table 14 for full description) |
| 9 | STO_SEL_REFCLK |  | Reference clock status enable on Status 0 pin: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (See Table 14 for full description) |
| 8 | ST0_LOR_EN |  | Loss-of-reference Enable on Status 0 pin: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (See Table 14 for full description) |
| 7 | STO_PLLLOCK_EN |  | PLL Lock Indication Enable on Status 0 pin:" <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (See Table 14 for full description) |
| 6 | RSTN | Device Reset | Device Reset Selection: <br> $0 \rightarrow$ Device In Reset (retains register values) <br> $1 \rightarrow$ Normal Operation |

Table 23. Register 3 (continued)

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| 5 | SYNCN | Output Divider | Output Channel Dividers Synchronization Enable: <br> $0 \rightarrow$ Forces synchronization <br> $1 \rightarrow$ Exits synchronization |
| 4 | ENCAL | PLL/VCO | PLL/VCO Calibration Enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| $3: 2$ | PS_B[1:0] | PLL Prescaler Divider B | PLL Prescaler 1 Integer Divider Selection: <br> $00 \rightarrow$ Divide-by-4 <br> $01 \rightarrow$ Divide-by-5 <br> $10 \rightarrow$ Divide-by-6 <br> $11 \rightarrow$ RESERVED <br> used for Y2, Y3, Y6, and Y7 |
| $1: 0$ | PS_A[1:0] | PLL Prescaler Divider A | PLL Prescaler 0 Integer Divider Selection: <br> $00 \rightarrow$ Divide-by-4 <br> $01 \rightarrow$ Divideby-5 <br> $10 \rightarrow$ Divide-by-6 <br> $11 \rightarrow$ RESERVED <br> used in PLL feedback, Y0, Y1, Y4, and Y5 |

Table 24. Register 4

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15:14 | SMUX_PW[1:0] | Reference Input Smart MUX | Smart MUX Pulse Width Selection. This bit controls the Smart MUX delay and waveform reshaping. <br> $00 \rightarrow$ PLL Smart MUX Clock Delay and Reshape Disabled (default in all pin modes) <br> $01 \rightarrow$ PLL Smart MUX Clock Delay Enable <br> $10 \rightarrow$ PLL Smart MUX Clock Reshape Enable <br> $11 \rightarrow$ PLL Smart MUX Clock Delay and Reshape Enable |
| 13 | SMUX_MODE_SEL |  | Smart MUX Mode Selection: <br> $0 \rightarrow$ Auto select <br> $1 \rightarrow$ Manual select <br> Note: in Auto select mode, both input buffers must be enabled. Set R4.5 $=1$ and R4.2 $=1$ |
| 12 | SMUX_REF_SEL |  | Smart MUX Selection for PLL Reference: <br> $0 \rightarrow$ Primary <br> $1 \rightarrow$ Secondary (only if REF_SEL pin is high) <br> This bit is ignored when smartmux is set to auto select (e.g. R4.13 = 0). See Table 14 for details. |
| 11:8 | CLK_PRI_DIV[3:0] | Primary Input Divider | Primary Input (R) Divider Selection: <br> $0000 \rightarrow$ Divide by 1 <br> $1111 \rightarrow$ Divide by 16 |
| 7:6 | SEC_SELBUF[1:0] | Secondary Input | Secondary Input Buffer Type Selection: $00 \rightarrow \mathrm{CML}$ <br> $01 \rightarrow$ LVDS <br> $10 \rightarrow$ LVCMOS <br> $11 \rightarrow$ Crystal |
| 5 | EN_SEC_CLK |  | Secondary input enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| 4:3 | PRI_SELBUF[1:0] | Primary Input | Primary Input Buffer Type Selection: $00 \rightarrow \mathrm{CML}$ <br> $01 \rightarrow$ LVDS <br> $10 \rightarrow$ LVCMOS <br> $11 \rightarrow$ LVCMOS |
| 2 | EN_PRI_CLK |  | Primary input enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |

Table 24. Register 4 (continued)

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| 1 | SEC_SUPPLY ${ }^{(1)}$ | Secondary Input | Supply voltage for secondary input: <br> $0 \rightarrow 1.8 \mathrm{~V}$ <br> $1 \rightarrow 2.5 / 3.3 \mathrm{~V}$ |
| 0 | PRI_SUPPLY ${ }^{(2)}$ | Primary Input | Supply voltage for primary input: <br> $0 \rightarrow 1.8 \mathrm{~V}$ <br> $1 \rightarrow 2.5 / 3.3 \mathrm{~V}$ |

(1) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 . To ensure best device performance this registers should be updated after power-up to reflect the true VDD_SEC supply voltage used.
(2) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 . To ensure best device performance this registers should be updated after power-up to reflect the true VDD_PRI supply voltage used.

Table 25. Register 5

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| 11 | RESERVED |  | This bit must be set to 0 |
| 10 | RESERVED |  | This bit must be set to 0 |
| 9 | RESERVED |  | This bit must be set to 0 |
| 8:7 | SEL_DRVR_CH1[1:0] | Output Channel 1 | Output Channel 1 Type Selection: $00,01 \rightarrow \text { LVDS }$ <br> $10 \rightarrow$ CML <br> $11 \rightarrow$ PECL |
| 6:5 | EN _CH1[1:0] |  | Output channel 1 enable: <br> $00 \rightarrow$ Disable <br> $01 \rightarrow$ Enable <br> $10 \rightarrow$ Drive static 0 <br> $11 \rightarrow$ Drive static 1 |
| 4:3 | SEL_DRVR_CH0[1:0] | Output Channel 0 | Output Channel 0 Type Selection: $00,01 \rightarrow \text { LVDS }$ <br> $10 \rightarrow$ CML $11 \rightarrow \mathrm{PECL}$ |
| 2:1 | EN_CHO[1:0] |  | Output channel 0 enable: <br> $00 \rightarrow$ Disable <br> $01 \rightarrow$ Enable <br> $10 \rightarrow$ Drive static 0 <br> $11 \rightarrow$ Drive static 1 |
| 0 | SUPPLY_CH0_1 ${ }^{(1)}$ | Output Channels 0 and 1 | Output Channels 0 and 1 Supply Voltage Selection: $\begin{aligned} & 0 \rightarrow 1.8 \mathrm{~V} \\ & 1 \rightarrow 2.5 / 3.3 \mathrm{~V} \end{aligned}$ |

(1) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 and to update this bit thereafter.

Table 26. Register 6

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| 11 | RESERVED |  | This bit must be set to 0 |
| 10 | RESERVED |  | This bit must be set to 0 |
| 9 | RESERVED |  | This bit must be set to 0 |
| 8 | RESERVED |  | This bit must be set to 0 |
| $7: 0$ | OUTDIV0_1[7:0] | Output Channels 0 <br> and 1 | Output channels 0 and 18 -b output integer divider setting <br> (Divider value is register value +1 ) |

Table 27. Register 7

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| 11 | RESERVED |  | This bit must be set to 0 |
| 10 | RESERVED |  | This bit must be set to 0 |
| 9 | RESERVED |  | This bit must be set to 0 |

(1) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 and to update this bit thereafter.

Table 28. Register 8

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| 11 | RESERVED |  | This bit must be set to 0 |
| 10 | RESERVED |  | This bit must be set to 0 |
| 9 | RESERVED |  | This bit must be set to 0 |
| 8 | RESERVED |  | This bit must be set to 0 |
| $7: 0$ | OUTDIV2_3[7:0] | Output Channels 2 <br> and 3 | Output channels 2 and 3 8-b output integer divider setting <br> (Divider value is register value +1 ) |

Table 29. Register 9

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14:13 | OUTMUX_CH4[1:0] | Output Channel 4 | Output MUX setting for output channel 4: 00 and $11 \rightarrow$ PLL <br> $01 \rightarrow$ Primary input <br> $10 \rightarrow$ Secondary input |
| 12:10 | PRE_DIV_CH4[2:0] |  | Output channel 4 fractional divider's 3-b pre-divider setting (this predivider is bypassed if Q9.9 $=0$ ) <br> $000 \rightarrow$ Divide by 2 <br> $001 \rightarrow$ Divide by 3 <br> $111 \rightarrow$ Divide by 1 (only for CDCM6208V1 with $f_{\mathrm{vco}} \leq 2.4 \mathrm{GHz}$ ) <br> All other combinations reserved |
| 9 | EN_FRACDIV_CH4 |  | Output channel 4 fractional divider enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| 8 | LVCMOS_SLEW_CH4 |  | Output channel 4 LVCMOS output slew: <br> $0 \rightarrow$ Normal <br> $1 \rightarrow$ Slow |
| 7 | EN_LVCMOS_N_CH4 |  | Output channel 4 negative-side LVCMOS enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (Negative side can only be enabled if positive side is enabled) |
| 6 | EN_LVCMOS_P_CH4 |  | Output channel 4 positive-side LVCMOS enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| 5 | RESERVED |  | This bit must be set to 0 |
| 4:3 | SEL_DRVR_CH4[2:0] |  | Output channel 4 type selection: <br> 00 or $01 \rightarrow$ LVDS <br> $10 \rightarrow$ LVCMOS <br> $11 \rightarrow$ HCSL |
| 2:1 | EN_CH4[1:0] |  | Output channel 4 enable: <br> $00 \rightarrow$ Disable <br> $01 \rightarrow$ Enable <br> $10 \rightarrow$ Drive static 0 <br> $11 \rightarrow$ Drive static 1 |
| 0 | SUPPLY_CH4 ${ }^{(1)}$ |  | Output channel 4 Supply Voltage Selection: $\begin{aligned} & 0 \rightarrow 1.8 \mathrm{~V} \\ & 1 \rightarrow 2.5 / 3.3 \mathrm{~V} \end{aligned}$ |

(1) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 and to update this bit thereafter.

Table 30. Register 10

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| 11:4 | OUTDIV4[7:0] | Output Channel 4 | Output channel 4 8-b integer divider setting (Divider value is register value +1 ) |
| 3:0 | FRACDIV4[19:16] |  | Output channel 4 20-b fractional divider setting, bits 19-16 |

Table 31. Register 11

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| $15: 0$ | FRACDIV4[15:0] | Output Channel 4 | Output channel 420-b fractional divider setting, bits 15-0 |

Table 32. Register 12

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14:13 | OUTMUX_CH5[1:0] | Output Channel 5 | Output MUX setting for output channel 5: 00 and $11 \rightarrow$ PLL <br> $01 \rightarrow$ Primary input <br> $10 \rightarrow$ Secondary input |
| 12:10 | PRE_DIV_CH5[2:0] |  | Output channel 5 fractional divider's 3-b pre-divider setting (this predivider is bypassed if Q12.9 = 0) <br> $000 \rightarrow$ Divide by 2 <br> $001 \rightarrow$ Divide by 3 <br> $111 \rightarrow$ Divide by 1 ; (only for CDCM6208V1 with $\mathrm{f}_{\mathrm{vco}} \leq 2.4 \mathrm{GHz}$ ) <br> All other combinations reserved |
| 9 | EN_FRACDIV_CH5 |  | Output channel 5 fractional divider enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| 8 | LVCMOS_SLEW_CH5 |  | Output channel 5 LVCMOS output slew: <br> $0 \rightarrow$ Normal <br> $1 \rightarrow$ Slow |
| 7 | EN_LVCMOS_N_CH5 |  | Output channel 5 negative-side LVCMOS enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (Negative side can only be enabled if positive side is enabled) |
| 6 | EN_LVCMOS_P_CH5 |  | Output channel 5 positive-side LVCMOS enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| 5 | RESERVED |  | This bit must be set to 0 |
| 4:3 | SEL_DRVR_CH5[2:0] |  | Output channel 5 type selection: $00 \text { or } 01 \rightarrow \text { LVDS }$ <br> $10 \rightarrow$ LVCMOS <br> $11 \rightarrow$ HCSL |
| 2:1 | EN_CH5[1:0] |  | Output channel 5 enable: <br> $00 \rightarrow$ Disable <br> $01 \rightarrow$ Enable <br> $10 \rightarrow$ Drive static 0 <br> $11 \rightarrow$ Drive static 1 |
| 0 | SUPPLY_CH5 ${ }^{(1)}$ |  | Output channel 5Supply Voltage Selection: $\begin{aligned} & 0 \rightarrow 1.8 \mathrm{~V} \\ & 1 \rightarrow 2.5 / 3.3 \mathrm{~V} \end{aligned}$ |

(1) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 and to update this bit thereafter.

Table 33. Register 13

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| $11: 4$ | OUTDIV5[7:0] | Output Channel 5 | Output channel 5 8-b integer divider setting <br> (Divider value is register value +1) |
|  | Output channel 5 20-b fractional divider setting, bits 19-16 |  |  |
| $3: 0$ | FRACDIV5[19:16] |  |  |

Table 34. Register 14

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| $15: 0$ | FRACDIV5[15:0] | Output Channel 5 | Output channel 5 20-b fractional divider setting, bits 15-0 |

Table 35. Register 15

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12:10 | PRE_DIV_CH6[2:0] | Output Channel 6 | Output channel 6 fractional divider's 3-b pre-divider setting (this predivider is bypassed if Q15.9 $=0$ ) <br> $000 \rightarrow$ Divide by 2 <br> $001 \rightarrow$ Divide by 3 <br> $111 \rightarrow$ Divide by 1 ; (only for CDCM6208V1 with $\mathrm{f}_{\mathrm{vco}} \leq 2.4 \mathrm{GHz}$ ) <br> All other combinations reserved |
| 9 | EN_FRACDIV_CH6 |  | Output channel 6 fractional divider enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| 8 | LVCMOS_SLEW_CH6 |  | Output channel 6 LVCMOS output slew: $0 \rightarrow \text { Normal }$ <br> $1 \rightarrow$ Slow |
| 7 | EN_LVCMOS_N_CH6 |  | Output channel 6 negative-side LVCMOS enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable (Negative side can only be enabled if positive side is enabled) |
| 6 | EN_LVCMOS_P_CH6 |  | Output channel 6 positive-side LVCMOS enable: <br> $0 \rightarrow$ Disable <br> $1 \rightarrow$ Enable |
| 5 | RESERVED |  | This bit must be set to 0 |
| 4:3 | SEL_DRVR_CH6[1:0] |  | Output channel 6 type selection: $00 \text { or } 01 \rightarrow \text { LVDS }$ <br> $10 \rightarrow$ LVCMOS $11 \rightarrow \text { HCSL }$ |
| 2:1 | EN_CH6[1:0] |  | Output channel 6 enable: <br> $00 \rightarrow$ Disable <br> $01 \rightarrow$ Enable <br> $10 \rightarrow$ Drive static 0 <br> $11 \rightarrow$ Drive static 1 |
| 0 | SUPPLY_CH6 ${ }^{(1)}$ |  | Output channel 6 Supply Voltage Selection: $\begin{aligned} & 0 \rightarrow 1.8 \mathrm{~V} \\ & 1 \rightarrow 2.5 / 3.3 \mathrm{~V} \end{aligned}$ |

(1) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 and to update this bit thereafter.

Table 36. Register 16

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| $11: 4$ | OUTDIV6[7:0] | Output Channel 6 | Output channel 6 8-b integer divider setting <br> (Divider value is register value +1 ) |
|  | Output channel 6 20-b fractional divider setting, bits 19-16 |  |  |
| $3: 0$ | FRACDIV6[19:16] |  |  |

Table 37. Register 17

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| $15: 0$ | FRACDIV6[15:0] | Output Channel 6 | Output channel 6 20-b fractional divider setting, bits 15-0 |

Table 38. Register 18

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |

Table 38. Register 18 (continued)

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| 13 | RESERVED |  | This bit must be set to 0 |

(1) It is ok to power up the device with a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ supply while this bit is set to 0 and to update this bit thereafter.

Table 39. Register 19

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit must be set to 0 |
| 14 | RESERVED |  | This bit must be set to 0 |
| 13 | RESERVED |  | This bit must be set to 0 |
| 12 | RESERVED |  | This bit must be set to 0 |
| $11: 4$ | OUTDIV7[7:0] | Output Channel 7 | Output channel 7 8-b integer divider setting <br> (Divider value is register value +1) |
|  | ORACDIV7[19:16] |  | Output channel 7 20-b fractional divider setting, bits 19-16 |

Table 40. Register 20

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :--- |
| $15: 0$ | FRACDIV7[15:0] | Output Channel 7 | Output channel 7 20-b fractional divider setting, bits 15-0 |

Table 41. Register 21 (Read Only)

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | This bit will read a 0 |
| 14 | RESERVED |  | This bit will read a 0 |
| 13 | RESERVED |  | This bit will read a 0 |
| 12 | RESERVED |  | This bit will read a 0 |
| 11 | RESERVED |  | This bit will read a 0 |
| 10 | RESERVED |  | This bit will read a 0 |
| 9 | RESERVED |  | This bit will read a 0 |
| 8 | RESERVED |  | This bit will read a 0 |
| 7 | RESERVED |  | This bit will read a 0 |
| 6 | RESERVED |  | This bit will read a 0 |
| 5 | RESERVED |  | This bit will read a 0 |

Table 41. Register 21 (Read Only) (continued)

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :---: | :---: |
| 4 | RESERVED |  | This bit will read a 0 |
| 3 | RESERVED |  | This bit will read a 0 |
| 2 | PLL_UNLOCK | Device Status Monitoring | Indicates unlock status for PLL (digital): <br> $0 \rightarrow$ PLL locked <br> $1 \rightarrow$ PLL unlocked <br> Note: the external output signal on Status 0 or Status 1 uses a reversed logic, and indicates "lock" with a $\mathrm{V}_{\mathrm{OH}}$ signal and unlock with a $\mathrm{V}_{\mathrm{OL}}$ signaling level. |
| 1 | LOS_REF |  | Loss of reference input observed at input Smart MUX output in observation window for PLL: <br> $0 \rightarrow$ Reference input present <br> $1 \rightarrow$ Loss of reference input |
| 0 | SEL_REF |  | Indicates Reference Selected for PLL: <br> $0 \rightarrow$ Primary <br> $1 \rightarrow$ Secondary |

Table 42. Register 40 (Read Only)

| BIT | BIT NAME | RELATED BLOCK | DESCRIPTION/FUNCTION |
| :---: | :---: | :--- | :--- |
| 15 | RESERVED |  | Ignore |
| 14 | RESERVED |  | Ignore |
| 13 | RESERVED |  | Ignore |
| 12 | RESERVED |  | Ignore |
| 11 | RESERVED |  | Ignore |
| 10 | RESERVED |  | Ignore |
| 9 | RESERVED |  | Ignore |
| 8 | RESERVED |  | Ignore |
| 7 | RESERVED |  | Ignore |
| 6 | RESERVED |  | Ignore |
| $5: 3$ | VCO_VERSION | Device Information | Indicates the device version (Read only): <br> $000 \rightarrow$ CDCM6208V1 <br> $001 \rightarrow$ CDCM6208V2 |
|  | DIE_REVISION |  |  |
| $010-->$ Production Material |  |  |  |

Table 43. Default Register Setting For SPI/I2C Modes

| Register | CDCM6208V1 | CDCM6208V2 |
| :---: | :---: | :---: |
| 0 | $0 \times 01 \mathrm{B8}$ | $0 \times 01 \mathrm{B8}$ |
| 1 | $0 \times 0000$ | $0 \times 0000$ |
| 2 | $0 \times 0018$ | $0 \times 0013$ |
| 3 | $0 \times 08 \mathrm{~F} 4$ | $0 \times 08 \mathrm{~F} 5$ |
| 4 | $0 \times 30 \mathrm{EC}$ | $0 \times 30 \mathrm{EC}$ |
| 5 | $0 \times 0132$ | $0 \times 0022$ |
| 6 | $0 \times 0003$ | $0 \times 0003$ |
| 7 | $0 \times 0022$ | $0 \times 0022$ |
| 8 | $0 \times 0003$ | $0 \times 0004$ |
| 9 | $0 \times 0202$ | $0 \times 0002$ |
| 10 | $0 \times 003 \mathrm{~B}$ | $0 \times 0090$ |
| 11 | $0 \times 01 \mathrm{EC}$ | $0 \times 0000$ |
| 12 | $0 \times 0202$ | $0 \times 0002$ |
| 13 | $0 \times 003 \mathrm{~B}$ | $0 \times 0090$ |

Table 43. Default Register Setting For SPI/I2C Modes (continued)

| Register | CDCM6208V1 | CDCM6208V2 |
| :---: | :---: | :---: |
| 14 | $0 \times 01 \mathrm{EC}$ | $0 \times 0000$ |
| 15 | $0 \times 0002$ | $0 \times 0002$ |
| 16 | $0 \times 0040$ | $0 \times 0090$ |
| 17 | $0 \times 0000$ | $0 \times 0000$ |
| 18 | $0 \times 0002$ | $0 \times 0002$ |
| 19 | $0 \times 0040$ | $0 \times 0130$ |
| 20 | $0 \times 0000$ | $0 \times 0000$ |
| $:$ | $:$ | $:$ |
| 40 | $0 \times X X 01$ | $0 \times X \times 09$ |

## Reference Schematic



Figure 54. Schematic page 1


Figure 55. Schematic page 2


Figure 56. Schematic page 3


Figure 57. Schematic page 4

## REVISION HISTORY

Changes from Original (May 2012) to Revision A Page
Changes from Revision A (June 2012) to Revision B Page

- Editorial changes made throught the data sheet ..... 1
- Changed the Description of pin VDD_PRI_REF ..... 6
- Changed the Description of pin VDD_SEC_REF ..... 6
- Added Table Note 1 to the description of pin 44. ..... 7
- Changed the first paragraph in the Power Supply Ripple Rejection (PSRR) versus Ripple Frequency section ..... 20
- Added Note to the Preventing false output frequencies in SPI/I2C mode at startup: section ..... 29
- Changed the first paragraph in the Power Down section ..... 29
- Changed the text in the OUTPUT MUX on Y4 and Y5 section ..... 38
- Changed the text in item 1 of the Staggered CLK output powerup for power sequencing of a DSP section ..... 38
- Deleted text "All outputs PECL (Y4:0) and LVDS (Y7:4)." from the Conclusion statement ..... 43
- Changed the NOTE following Table 14 ..... 50
- Added Note to the $\mathrm{I}^{2} \mathrm{C}$ SERIAL INTERFACE section ..... 53
Changes from Revision B (August 2012) to Revision C ..... Page
- Added text "Example: SERDES link with KeyStone ${ }^{\text {TM }}$ I DSP" ..... 40
- Changed Table 42, 2:0 DIE_REVISION Description ..... 67
Changes from Revision C (September 2012) to Revision D Page
- Changed the Description of pin VDD_PRI_REF ..... 6
- Changed the Description of pin VDD_SEC_REF ..... 6
- Changed Equation 1 ..... 21
- Changed Figure 27 ..... 28
- Changed Figure 29, From: PDN held Low To: RESETN held low ..... 30
- Changed Table 10 - Note 2 and row 10-0x1C, PinMode 29-V1, fout(Y7) From: 33.33 To: 44.44 ..... 44
- Changed Table 11 - Note 2 and row 10-0x13, PinMode 20-V2, fout(Y7) From: 25 To: 12.5 ..... 46
- Changed text in the PLL lock detect section From: "1/1000 th of the input reference frequency" To: " $1 / 1000^{\text {th }}$ of the PFD update frequency" ..... 50
- Changed text in the PLL lock detect section From: "approximately 1000 input clock cycles" To: "approximately 1000 PFD update clock cycles" ..... 50


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDCM6208V1RGZR | ACTIVE | VQFN | RGZ | 48 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | CDCM6208V1 | Samples |
| CDCM6208V1RGZT | ACTIVE | VQFN | RGZ | 48 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | CDCM6208V1 | Samples |
| CDCM6208V2RGZR | ACTIVE | VQFN | RGZ | 48 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | CDCM6208V2 | Samples |
| CDCM6208V2RGZT | ACTIVE | VQFN | RGZ | 48 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | CDCM6208V2 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by Tl to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDCM6208V1RGZR | VQFN | RGZ | 48 | 2500 | 330.0 | 16.4 | 7.3 | 7.3 | 1.1 | 12.0 | 16.0 | Q2 |
| CDCM6208V1RGZT | VQFN | RGZ | 48 | 250 | 180.0 | 16.4 | 7.3 | 7.3 | 1.1 | 12.0 | 16.0 | Q2 |
| CDCM6208V2RGZR | VQFN | RGZ | 48 | 2500 | 330.0 | 16.4 | 7.3 | 7.3 | 1.1 | 12.0 | 16.0 | Q2 |
| CDCM6208V2RGZT | VQFN | RGZ | 48 | 250 | 180.0 | 16.4 | 7.3 | 7.3 | 1.1 | 12.0 | 16.0 | Q2 |


*All dimensions are nomina

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDCM6208V1RGZR | VQFN | RGZ | 48 | 2500 | 367.0 | 367.0 | 38.0 |
| CDCM6208V1RGZT | VQFN | RGZ | 48 | 250 | 210.0 | 185.0 | 35.0 |
| CDCM6208V2RGZR | VQFN | RGZ | 48 | 2500 | 367.0 | 367.0 | 38.0 |
| CDCM6208V2RGZT | VQFN | RGZ | 48 | 250 | 210.0 | 185.0 | 35.0 |



[^1]
## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


Bottom View<br>Exposed Thermal Pad Dimensions

NOTE: All linear dimensions are in millimeters

## 重要声明

德州仪器（TI）公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正，增强，改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。
TI 公布的半导体产品销售条款（http：／／www．ti．com／sc／docs／stdterms．htm）适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。
复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证，条件，限制和通知，否则不得复制。TI对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的，欺诈性商业行为。 TI 对此类虚假陈述不承担任何责任。
买方和在系统中整合 TI 产品的其他开发人员（总称＂设计人员＂）理解并同意，设计人员在设计应用时应自行实施独立的分析，评价和判断，且应全权 负责并确保 应用的安全性，及设计人员的 应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何 应用前，将彻底测试该等应用和 该等应用中所用 TI 产品的 功能。
TI 提供技术，应用或其他设计建议，质量特点，可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称＂TI 资源＂），旨在帮助设计人员开发整合了 TI 产品的 应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载，访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。
TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正，增强，改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。
设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时，才被授权使用，复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权，版权，屏蔽作品权或与使用TI产品或服务的任何整合，机器制作，流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。
TI 资源系＂按原样＂提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性，产权保证，无屡发故障保证，以及适销性，适合特定用途和不侵犯任何第三方知识产权的任何默认保证。 TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的，直接的，特殊的，附带的，间接的，惩罚性的，偶发的，从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔
偿，TI 概不负责。
除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO／TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。
如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备，心脏起搏器，心脏除颤器，人工心脏泵，神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。
TI 可能明确指定某些产品具备某些特定资格（例如 Q100，军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。
设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害，费用，损失和／或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码： 200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司


[^0]:    (1) Input signal: 250fs RMS (Integration Range 12 kHz to 5 MHz )

[^1]:    NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
    B. This drawing is subject to change without notice.
    C. Quad Flatpack, No-leads (QFN) package configuration.
    D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
    E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
    F. Falls within JEDEC MO-220.

