











TPS4H160-Q1

SLVSCV8B - DECEMBER 2015 - REVISED JANUARY 2017


# TPS4H160-Q1 40-V, 160-mΩ Quad-Channel Smart High-Side Switch

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H3A
  - Device CDM ESD Classification Level C4B
- Quad-Channel 160-mΩ Smart High-Side Switch With Full Diagnostics
  - Version A: Open-Drain Digital Output
  - Version B: Current-Sense Analog Output
- Wide Operating Voltage 3.4 V to 40 V
- Ultralow Standby Current, < 500 nA
- High-Accuracy Current Sense: ±15% Under >25mA Load
- Adjustable Current Limit With External Resistor, ±15% Under >500 mA Load
- Protection
  - Short-to-GND Protection by Current Limit (Internal or External)
  - Thermal Shutdown With Latch Off Option and Thermal Swing
  - Inductive Load Negative Voltage Clamp With Optimized Slew Rate
  - Loss-of-GND and Loss-of-Battery Protection

### Diagnostics

#### Typical Application Schematic



- Overcurrent and Short-to-Ground Detection
- Open-Load and Short-to-Battery Detection
- Global Fault Report for Fast Interrupt
- 28-Pin Thermally-Enhanced PWP Package

# 2 Applications

- Multichannel LED Drivers, Bulb Drivers
- Multichannel High-Side Switches for Sub-Modules
- Multichannel High-Side Relay, Solenoid Drivers
- **PLC Digital Output Drivers**

# 3 Description

The TPS4H160-Q1 device is fully protected quadchannel smart high-side switch with four integrated 160-m $\Omega$  NMOS power FETs.

Full diagnostics and high-accuracy current sense enable intelligent control of the load.


An external adjustable current limit improves the reliability of whole system by limiting the inrush or overload current.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	CHANNELS
TPS4H160-Q1 Version A	LITCOOD (00)	4
TPS4H160-Q1 Version B	HTSSOP (28)	4

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Figure 1. Driving a Capacitive Load With Adjustable Current Limit





# **Table of Contents**

1	Features 1		8.3 Feature Description	15
2	Applications 1		8.4 Device Functional Modes	
3	Description 1	9	Application and Implementation	. 28
4	Revision History2		9.1 Application Information	
5	Device Comparison Table		9.2 Typical Application	28
6	Pin Configuration and Functions	10	Power Supply Recommendations	. 30
7	Specifications	11	Layout	. 31
•			11.1 Layout Guidelines	
	7.1 Absolute Maximum Ratings		11.2 Layout Examples	31
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	
	7.4 Thermal Information		12.1 Receiving Notification of Documentation Update	
	7.5 Electrical Characteristics		12.2 Community Resources	33
	7.6 Switching Characteristics 9		12.3 Trademarks	33
	7.7 Typical Characteristics		12.4 Electrostatic Discharge Caution	33
8	Detailed Description		12.5 Glossary	33
•	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram		Information	. 33

# 4 Revision History

Changes from Revision A (April 2016) to Revision B	Page
Added an illustration to the first page	1
Changed the functional block diagram	15
Changed Figure 39	29
Added Receiving Notification of Documentation Updates section	
Changes from Original (December 2015) to Revision A	Page
Changed data sheet from PRODUCT PREVIEW to PRODUCTION DATA	1

Product Folder Links: TPS4H160-Q1




# 5 Device Comparison Table

PART NO.	FAULT REPORTING MODE		
TPS4H160-Q1 Version A	Open-drain digital output		
TPS4H160-Q1 Version B	Current-sense analog output		

# 6 Pin Configuration and Functions


PWP Package 28-Pin HTSSOP With Exposed Thermal Pad TPS4H160-Q1 Version A Top View



NC - No internal connection



#### PWP Package 28-Pin HTSSOP With Exposed Thermal Pad TPS4H160-Q1 Version B Top View



NC - No internal connection

### **Pin Functions**

	PIN				
NAME	N	0.	I/O	DESCRIPTION	
NAIVIE	VERSION A	VERSION B			
CL	11	11	0	Adjustable current limit. Connect to device GND if external current limit is not used.	
CS	_	10	0	Current-sense output	
DIAG_EN	14	14	1	Enable-disable pin for diagnostics; internal pulldown	
FAULT	_	9	0	Global fault report with open-drain structure, ORed logic for quad-channel fault conditions	
GND	1, 12	1, 12	_	Ground pin	
IN1	3	3	1	Input control for channel 1 activation; internal pulldown	
IN2	4	4	1	Input control for channel 2 activation; internal pulldown	
IN3	5	5	I	Input control for channel 3 activation; internal pulldown	
IN4	6	6	I	Input control for channel 4 activation; internal pulldown	
NC	2, 19, 24	2, 19, 24	_	No internal connection	

Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated



# Pin Functions (continued)

	PIN				
NAME	N	0.	1/0	DESCRIPTION	
NAME	VERSION A	VERSION B			
ST1	7	_	0	Open-drain diagnostic status output for channel 1	
ST2	8	_	0	Open-drain diagnostic status output for channel 2	
ST3	9	_	0	Open-drain diagnostic status output for channel 3	
ST4	10		0	Open-drain diagnostic status output for channel 4	
SEH	_	7	I	CS channel-selection high bit; internal pulldown	
SEL	_	8	I	CS channel-selection low bit; internal pulldown	
THER	13	13	I	Thermal shutdown behavior control, latch off or auto-retry; internal pulldown	
OUT1	27, 28	27, 28	0	Output of the channel 1 high side-switch, connected to the load	
OUT2	25, 26	25, 26	0	Output of the channel 2 high side-switch, connected to the load	
OUT3	17, 18	17, 18	0	Output of the channel 3 high side-switch, connected to the load	
OUT4	15, 16	15, 16	0	Output of the channel 4 high side-switch, connected to the load	
VS	20, 21, 22, 23	20, 21, 22, 23	1	Power supply	
Thermal pad	_	_	_	Connect to device GND or leave floating	

Product Folder Links: TPS4H160-Q1



# **Specifications**

## 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Supply voltage	t < 400 ms		48	V
Reverse polarity voltage (3)		-36		V
Current on GND pin	t < 2 minutes	-100	250	mA
Voltage on INx, DIAG_EN, SE	age on INx, DIAG_EN, SEL, SEH, and THER pins		7	V
Current on INx, DIAG_EN, SE	rrent on INx, DIAG_EN, SEL, SEH, and THER pins			mA
Voltage on STx or FAULT pin	oltage on STx or FAULT pins			V
current on STx or FAULT pins		-30	10	mA
oltage on CS pin		-2.7	7	V
Current on CS pin		_	30	mA
/oltage on CL pin		-0.3	7	V
Current on CL pin	urrent on CL pin			mA
Inductive load switch-off energ	ductive load switch-off energy dissipation, single pulse, single channel (4)			mJ
Operating junction temperatur	е	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

	-			VALUE	UNIT
	Electrostatic discharge  Charge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins except VS, OUTx, GND	±4000	
V <sub>(ESD)</sub>		Q100-002 <sup>(*)</sup>	Pins VS, OUTx, GND	±5000	V
		Charged device model (CDM) per AFC	All pins	±750	V
		Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 14, 15, and 28)	±750	

Product Folder Links: TPS4H160-Q1

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Documentation Feedback

Copyright © 2015-2017, Texas Instruments Incorporated

All voltage values are with respect to the ground plane.

Reverse polarity condition: t < 60 s, reverse current  $< I_{R(2)}$ ,  $V_{INx} = 0$  V, all channels reverse, GND pin 1-k $\Omega$  resistor in parallel with diode. Test condition:  $V_{VS} = 13.5$  V, L = 8 mH, R = 0  $\Omega$ ,  $T_J = 150$ °C. FR4 2s2p board, 2 × 70- $\mu$ m Cu, 2 x 35- $\mu$ m Cu. 600 mm² thermal pad copper area.



# 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{VS}$	Supply operating voltage	4	40	V
	Voltage on INx, DIAG EN, SEL, SEH, and THER pins	0	5	V
	Voltage on STx and FAULT pins	0	5	V
	Nominal dc load current	0	2.5	Α
T <sub>A</sub>	Operating ambient temperature range	-40	125	°C

### 7.4 Thermal Information

		TD0 (11400 04	
		TPS4H160-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

 $5 \text{ V} < \text{V}_{VS} < 40 \text{ V}$ ;  $-40^{\circ}\text{C} < \text{T}_{J} < 150^{\circ}\text{C}$ , unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATIN	G VOLTAGE					
V <sub>VS(nom)</sub>	Nominal operating voltage		4		40	V
V <sub>VS(uvr)</sub>	Undervoltage turnon	V <sub>VS</sub> rises up	3.5	3.7	4	V
V <sub>VS(uvf)</sub>	Undervoltage shutdown	V <sub>VS</sub> falls down	3	3.2	3.4	V
V <sub>(uv,hys)</sub>	Undervoltage shutdown, hysteresis			0.5		V
	G CURRENT					
(op)	Nominal operating current <sup>(1)</sup>	$\label{eq:VS} \begin{array}{l} V_{VS}=13.5~V,~V_{INX}=5~V,~V_{DIAG\_EN}=0~V,~I_{OUTx}=0.5~A,\\ current~limit=2~A,~all~channels~on \end{array}$			8	mA
	Standby current	$\begin{aligned} &V_{VS} = 13.5 \text{ V, } V_{INx} = V_{DIAG\_EN} = V_{CS} = V_{CL} = V_{OUTx} = \\ &THER = 0 \text{ V,} \\ &T_{J} = 25^{\circ}C \end{aligned}$			0.5	
(off)	Standby current	$\begin{aligned} &V_{VS} = 13.5 \text{ V, } V_{INx} = V_{DIAG\_EN} = V_{CS} = V_{CL} = V_{OUTx} = \\ &THER = 0 \text{ V,} \\ &T_{J} = 125^{\circ}C \end{aligned}$			5	μA
(off,diag)	Standby current with diagnostic enabled	$ \begin{array}{l} V_{VS} = 13.5 \text{ V, } V_{INx} = 0 \text{ V, } V_{DIAG\_EN} = 5 \text{ V, } V_{VS} - V_{OUTx} > \\ V_{(ol,off)}, \text{ not in open-load mode} \end{array} $			5	mA
(off,diag)	Standby mode deglitch time <sup>(1)</sup>	IN from high to low, if deglitch time > $t_{(off,deg)}$ , the device enters into standby mode.	10	12.5	15	ms
lkg(out)	Output leakage current in off-state	$V_{VS} = 13.5 \text{ V}, V_{INx} = V_{DIAG\_EN} = V_{OUTx} = 0$			3	μA
POWER ST	AGE					
	O (1)	V <sub>VS</sub> ≥ 3.5 V, T <sub>J</sub> = 25°C		165		
DS(on)	On-state resistance <sup>(1)</sup>	V <sub>VS</sub> ≥ 3.5 V, T <sub>J</sub> = 150°C			280	mΩ
CL(int)	Internal current limit	Internal current limit value, CL pin connected to GND	8		14	Α
		Internal current limit value under thermal shutdown		6.5		Α
CL(TSD)	Current limit during thermal shutdown <sup>(1)</sup>	External current limit value under thermal shutdown. The percentage of the external current limit setting value		70%		
/ <sub>DS(clamp)</sub>	Drain-to-source internal clamp voltage		50		70	V

(1) Value specified by design, not subject to production test

Product Folder Links: TPS4H160-Q1



# **Electrical Characteristics (continued)**

 $5 \text{ V} < \text{V}_{\text{VS}} < 40 \text{ V}; -40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ unless otherwise specified})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT DIC	DDE CHARACTERISTICS		1			
V <sub>F</sub>	Drain-source diode voltage	$IN = 0$ , $I_{OUTx} = -0.15$ A.	0.3	0.7	0.9	V
		$t < 60 \text{ s}$ , $V_{INx} = 0 \text{ V}$ , $T_J = 25^{\circ}\text{C}$ , single channel reversed, short-to-battery condition		2.5		
I <sub>R(1)</sub> , I <sub>R(2)</sub>	Continuous reverse current from source to drain <sup>(1)</sup>	$t$ < 60 s, V <sub>INx</sub> = 0 V, GND pin 1-k $\Omega$ resistor in parallel with diode. T $_{J}$ = 25°C. Reverse-polarity condition, all channels reversed		2		Α
LOGIC INPU	T (INx, DIAG_EN, SEL, SEH, THER)					
V <sub>IH</sub>	Logic high-level voltage		2			٧
V <sub>IL</sub>	Logic low-level voltage				8.0	V
$R_{(logic,pd)}$	Logic-pin pulldown resistor	INx, SEL, SEH, THER, $V_{INx} = V_{SEL} = V_{SEH} = V_{THER} = 5 \text{ V}$ DIAG_EN. $V_{VS} = V_{DIAG\_EN} = 5 \text{ V}$	100 200	175 275	250 350	kΩ
DIAGNOSTIC		V3 · DIAG_EN				
I <sub>lkg(GND_loss)</sub>	Output leakage current under GND loss condition				100	μΑ
$V_{(ol,off)}$	Open-load detection threshold	IN = 0 V, when $V_{VS} - V_{OUTx} < t_{(ol,off)}$ , duration longer than $t_{(ol,off)}$ , then open load is detected, off state	1.6		2.6	V
$t_{d(ol,off)}$	Open-load detection threshold deglitch time (see Figure 4)	IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$ , duration longer than $t_{(ol,off)}$ , then open load is detected, off state	300	550	800	μs
I <sub>(ol,off)</sub>	Off-state output sink current	$V_{INx}$ = 0 V, $V_{DIAG\_EN}$ = 5 V, $V_{VS}$ = $V_{OUTx}$ = 13.5 V, $T_{J}$ = 125°C, open load	-75			μA
$V_{OL(STx)}$	Status low-output voltage	I <sub>STx</sub> = 2 mA, version A only			0.2	V
$V_{OL(FAULT)}$	Fault low-output voltage	I <sub>FAULT</sub> = 2 mA, version B only			0.2	V
t <sub>CL(deg)</sub>	Deglitch time when current limit occurs (1)	$V_{\text{INx}} = V_{\text{DIAG\_EN}} = 5 \text{ V}$ , the deglitch time from current limit toggling to FAULT, STx, CS report.	80		180	μs
T <sub>(SD)</sub>	Thermal shutdown threshold <sup>(1)</sup>		160	175		°C
$T_{(SD,rst)}$	Thermal shutdown status reset threshold <sup>(1)</sup>			155		°C
T <sub>(SW)</sub>	Thermal swing shutdown threshold <sup>(1)</sup>			60		°C
T <sub>(hys)</sub>	Hysteresis for resetting the thermal shutdown or thermal swing <sup>(1)</sup>			10		°C
	ENSE (Version B) AND CURRENT LIMI	Т	1			
K <sub>(CS)</sub>	Current-sense ratio			300		
K <sub>(CL)</sub>	Current-limit ratio			2500		
$V_{CL(th)}$	Current limit internal threshold <sup>(1)</sup>			8.0		V
		V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 5 mA	-65%		65%	
-117 /	Comment and a second of the second	V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 25 mA	-15%		15%	
dK <sub>(CS)</sub> / K <sub>(CS)</sub>	Current-sense accuracy, $(I_{CS} \times K_{(CS)} - I_{OUTx}) / I_{OUTx} \times 100$	V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 50 mA	-8%		8%	
(00)	56.X	V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 100 mA	-4%		4%	
		$V_{VS} = 13.5 \text{ V}, I_{OUTx} \ge 0.5 \text{ A}$	-3%		3%	
dV /V	External current limit accuracy,	V <sub>VS</sub> = 13.5 V, I <sub>(limit)</sub> ≥ 0.25 A	-20%		20%	
$dK_{(CL)} / K_{(CL)}$	$(I_{OUTx} - I_{CL} \times K_{(CL)}) \times 100 / (I_{CL} \times K_{(CL)})$	$V_{VS} = 13.5 \text{ V}, 0.5 \text{ A} \le I_{\text{(limit)}} \le 7 \text{ A}$	-15%		15%	
		V <sub>VS</sub> ≥ 6.5 V	0		4	
$V_{CS(lin)}$	Current-sense voltage linear range <sup>(1)</sup>	5 V ≤ V <sub>VS</sub> < 6.5 V	0		V <sub>VS</sub> – 2.5	V
	Output current lines (1)	V <sub>VS</sub> ≥ 6.5 V, V <sub>CS(lin)</sub> ≤ 4 V	0	-	2.5	
I <sub>OUTx(lin)</sub>	Output-current linear range <sup>(1)</sup>	$5 \text{ V} \le \text{V}_{VS} < 6.5 \text{ V}, \text{V}_{CS(lin)} \le \text{V}_{VS} - 2.5 \text{ V}$	0		2.5	Α
		V <sub>VS</sub> ≥ 7 V, fault mode	4.5		6.5	V
V <sub>CS(H)</sub>	Current sense pin output voltage	5 V ≤ V <sub>VS</sub> < 7 V, fault mode	Min(V <sub>VS</sub> – 2, 4.5)		6.5	V
I <sub>CS(H)</sub>	Current-sense pin output current	V <sub>CS</sub> = 4.5 V, V <sub>VS</sub> = 13.5 V	15			mA
I <sub>lkg(CS)</sub>	Current-sense leakage current in disabled mode	V <sub>DIAG_EN</sub> = 0 V, T <sub>J</sub> =125°C			0.5	μA

Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated



# 7.6 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d(on)</sub>	Delay time, V <sub>OUTx</sub> 10% after V <sub>INx</sub> ↑ (See Figure 2.)	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A, IN rising edge to 10% of $V_{OUTx}$	20	50	90	μs
$t_{d(off)}$	Delay time, $V_{OUTx}$ 90% after $V_{INx} \downarrow$ (See Figure 2.)	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A, IN falling edge to 90% of $V_{OUTx}$	20	50	90	μs
dV/dt(on)	Turnon slew rate	$\rm V_{VS} = 13.5~V,~V_{DIAG\_EN} = 5~V,~I_{OUTx} = 0.5~A,~V_{OUTx}~from~10\%~to~90\%$	0.1	0.3	0.55	V/µs
dV/dt(off)	Turnoff slew rate	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A, $V_{OUTx}$ from 90% to 10%	0.1	0.3	0.55	V/µs
t <sub>d(match)</sub>	$t_{d(rise)} - t_{d(fall)} \; (\text{See Figure 2.})$	$\begin{aligned} &V_{VS} = 13.5 \text{ V, I}_{L} = 0.5 \text{A. } t_{d, \text{ rise}} \text{ is the IN rising edge to} \\ &V_{OUTx} = 90\%. \\ &t_{d(\text{fall})} \text{ is the IN falling edge to } V_{OUTx} = 10\%. \end{aligned}$	-50		50	μs
CURRENT-	SENSE CHARACTERISTICS (See Figure 3.)					
t <sub>CS(off1)</sub>	CS settling time from DIAG_EN disabled <sup>(1)</sup>	$V_{VS} = 13.5 \text{ V}, V_{INx} = 5 \text{ V}, I_{OUTx} = 0.5 \text{ A. current limit} = 2 \text{ A.}$ DIAG_EN falling edge to 10% of $V_{CS}$ .			20	μs
t <sub>CS(on1)</sub>	CS settling time from DIAG_EN enabled <sup>(1)</sup>	$\begin{aligned} &V_{VS} = 13.5 \text{ V, } V_{INx} = 5 \text{ V, } I_{OUTx} = 0.5 \text{ A. current limit is 2} \\ &A. \text{ DIAG\_EN rising edge to } 90\% \text{ of } V_{CS}. \end{aligned}$			20	μs
t <sub>CS(off2)</sub>	CS settling time from IN falling edge	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A. current limit = 2 A. IN falling edge to 10% of $V_{CS}$	30		100	μs
t <sub>CS(on2)</sub>	CS settling time from IN rising edge	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A. current limit = 2 A. IN rising edge to 90% of $V_{CS}$	50		150	μs
t <sub>SEx</sub>	Multi-sense transition delay from channel to channel	V <sub>DIAG_EN</sub> = 5 V, current sense output delay when multi- sense pins SEL and SEH transition from channel to channel			50	μs

#### (1) Value specified by design, not subject to production test




Figure 2. Output Delay Characteristics




Figure 3. CS Delay Characteristics






Figure 4. Open-Load Blanking-Time Characteristics





Figure 5. Multi-Sense Transition Delay

Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated




# 7.7 Typical Characteristics




# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





# 8 Detailed Description

#### 8.1 Overview

The TPS4H160-Q1 device is a smart high-side switch, with internal charge pump and quad-channel integrated NMOS power FETs. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. The adjustable current-limit function greatly improves the reliability of whole system. The device has two versions with different diagnostic reporting, the open-drain digital output (version A) and the current-sense analog output (version B).

For version A, the device implements the digital fault report with an open-drain structure. When a fault occurs, the device pulls STx down to GND. A 3.3- or 5-V external pullup is required to match the microcontroller supply level. The digital status of each channel can report individually, or globally by connecting the STx pins together.

For version B, high-accuracy current sense makes the diagnostics more accurate without further calibration. One integrated current mirror can source 1 /  $K_{(CS)}$  of the load current. The mirrored current flows into the CS-pin resistor to become a voltage signal.  $K_{(CS)}$  is a constant value across temperature and supply voltage. A wide linear region from 0 V to 4 V allows a better real-time load-current monitoring. The CS pin can also report a fault with pullup voltage of  $V_{CS(H)}$ .

The external high-accuracy current limit allows setting the current-limit value by applications. When overcurrent occurs, the device improves system reliability by clamping the inrush current effectively. The device can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage. Besides, the device also implements an internal current limit with a fixed value.


For inductive loads (relays, solenoids, valves), the device implements an active clamp between drain and source to protect itself. During the inductive switching-off cycle, both the energy of the power supply and the load are dissipated on the high-side switch. The device also optimizes the switching-off slew rate when the clamp is active, which helps the system design by keeping the effects of transient power and EMI to a minimum.

The TPS4H160-Q1 device is a smart high-side switch for a wide variety of resistive, inductive, and capacitive loads, including low-wattage bulbs, LEDs, relays, solenoids, heaters, and sub-modules.

Product Folder Links: TPS4H160-Q1



## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated


## 8.3 Feature Description

## 8.3.1 Pin Current and Voltage Conventions

For reference purposes throughout the data sheet, current directions on their respective pins are as shown by the arrows in Figure 21. All voltages are measured relative to the ground plane.

Copyright © 2015–2017, Texas Instruments Incorporated





Copyright © 2016, Texas Instruments Incorporated


Figure 21. Voltage and Current Conventions

#### 8.3.2 Accurate Current Sense

High-accuracy current sense is implemented in the version-B device. It allows a better real-time monitoring effect and more-accurate diagnostics without further calibration.

One integrated current mirror can source 1 /  $K_{(CS)}$  of the load current, and the mirrored current flows into the external current sense resistor to become a voltage signal. The current mirror is shared by the four channels.  $K_{(CS)}$  is the ratio of the output current and the sense current. It is a constant value across the temperature and supply voltage. Each device is calibrated accurately during production, so post-calibration is not required. See Figure 22 for more details.





Copyright © 2016, Texas Instruments Incorporated

Figure 22. Current-Sense Block Diagram

When a fault occurs, the CS pin also works as a fault report with a pullup voltage, V<sub>CS(H)</sub>. See Figure 23 for more details.




Figure 23. Current-Sense Output-Voltage Curve

Use Equation 1 to calculate R<sub>(CS)</sub>.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUTx}}$$
(1)

Take the following points into consideration when calculating  $R_{(CS)}$ .

 Ensure V<sub>CS</sub> is within the current-sense linear region (V<sub>CS</sub>, I<sub>OUTx(lin)</sub>) across the full range of the load current. Check R<sub>(CS)</sub> with Equation 2.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} \le \frac{V_{CS(lin)}}{I_{CS}}$$
(2)

In fault mode, ensure I<sub>CS</sub> is within the source capacity of the CS pin (I<sub>CS(H)</sub>). Check R<sub>(CS)</sub> with Equation 3.

$$R_{(CS)} = \frac{v_{CS}}{I_{CS}} \ge \frac{v_{CS(H,min)}}{I_{CS(H,min)}}$$
(3)

Copyright © 2015–2017, Texas Instruments Incorporated



#### 8.3.3 Adjustable Current Limit

A high-accuracy current limit allows high reliability of the design. It protects the load and the power supply from overstressing during short-circuit-to-GND or power-up conditions. The current limit can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage.


When a current-limit threshold is hit, a closed loop activates immediately. The output current is clamped at the set value, and a fault is reported out. The device heats up due to the high power dissipation on the power FET. If thermal shutdown occurs, the current limit is set to  $I_{CL(TSD)}$  to reduce the power dissipation on the power FET. See Figure 24 for more details.

The device has two current-limit thresholds.

- Internal current limit The internal current limit is fixed at I<sub>CL(int)</sub>. Tie the CL pin directly to the device GND for large-transient-current applications.
- External adjustable current limit An external resistor is used to set the current-limit threashold. Use the Equation 4 to calculate the R<sub>(CL)</sub>. V<sub>CL(th)</sub> is the internal band-gap voltage. K<sub>(CL)</sub> is the ratio of the output current and the current-limit set value. It is constant across the temperature and supply voltage. The external adjustable current limit allows the flexibility to set the current limit value by applications.

$$I_{CL} = \frac{V_{CL(th)}}{R_{(CL)}} = \frac{I_{OUT}}{K_{(CL)}}$$

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}}$$
(4)



Copyright © 2016, Texas Instruments Incorporated

Figure 24. Current-Limit Block Diargam

Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated



Note that if using a GND network which causes a level shift between the device GND and board GND, the CL pin must be connected with device GND.

For better protection from a hard short-to-GND condition (when the INx pins are enabled, a short to GND occurs suddenly), the device implements a fast-trip protection to turn off the related channel before the current-limit closed loop is set up. The fast-trip response time is less than 1  $\mu$ s, typically. With this fast response, the device can achieve better inrush current-suppression performance.

### 8.3.4 Inductive-Load Switching-Off Clamp

When switching an inductive load off, the inductive reactance tends to pull the output voltage negative. Excessive negative voltage could cause the power FET to break down. To protect the power FET, an internal clamp between drain and source is implemented, namely  $V_{DS(clamp)}$ .

$$V_{DS(clamp)} = V_{VS} - V_{OUT}$$
 (5)

During the period of demagnetization ( $t_{decay}$ ), the power FET is turned on for inductance-energy dissipation. The total energy is dissipated in the high-side switch. Total energy includes the energy of the power supply ( $E_{(VS)}$ ) and the energy of the load ( $E_{(load)}$ ). If resistance is in series with inductance, some of the load energy is dissipated on the resistance.

$$E_{(HSS)} = E_{(VS)} + E_{(load)} = E_{(VS)} + E_{(L)} - E_{(R)}$$
(6)

When an inductive load switches off,  $E_{(HSS)}$  causes high thermal stressing on the device. The upper limit of the power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.




Figure 25. Drain-to-Source Clamping Structure

# **STRUMENTS**

### Feature Description (continued)




Figure 26. Inductive Load Switching-Off Diagram

From the perspective of the high-side switch, E(HSS) equals the integration value during the demagnetization period.

$$\begin{split} E_{(HSS)} &= \int_{0}^{t_{(decay)}} V_{DS(clamp)} \times I_{OUT}(t) dt \\ t_{(decay)} &= \frac{L}{R} \times In \left( \frac{R \times I_{OUT(max)} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \\ E_{(HSS)} &= L \times \frac{V_{VS} + \left| V_{OUT} \right|}{R^2} \times \left[ R \times I_{OUT(max)} - \left| V_{OUT} \right| \ In \left( \frac{R \times I_{OUT(max)} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \right] \end{split}$$


When R approximately equals 0, E<sub>(HSD)</sub> can be given simply as:

$$\mathsf{E}_{(\mathsf{HSS})} = \frac{1}{2} \times \mathsf{L} \times \mathsf{I}_{\mathsf{OUT}(\mathsf{max})}^2 \frac{\mathsf{V}_{\mathsf{VS}} + \left| \mathsf{V}_{\mathsf{OUT}} \right|}{\left| \mathsf{V}_{\mathsf{OUT}} \right|} \tag{8}$$

Figure 27 is a waveform of the device driving an inductive load, and Figure 28 is waveform with an expanded time scale. Channel 1 is the IN signal, channel 2 is the supply voltage  $V_{VS}$ , channel 3 is the output voltage  $V_{OUT}$ , channel 4 is the output current I<sub>OUT</sub>, and channel M is the measured power dissipation E<sub>(HSS)</sub>.

On the waveform, the duration of  $V_{OUT}$  from  $V_{VS}$  to  $(V_{VS} - V_{DS(clamp)})$  is around 120  $\mu$ s. The device also optimizes the switching-off slew rate when the clamp is active. This optimization can help the system design by keeping the effects of transient power and EMI to a minimum. As shown in Figure 27 and Figure 28, the controlled slew rate is around 0.5 V/µs.





Note that for PWM-controlled inductive loads, it is recommended to add the external freewheeling circuitry shown in Figure 29 to protect the device from repetitive power stressing. TVS is used to achieve the fast decay. See Figure 29 for more details.




Figure 29. Protection With External Circuitry

### 8.3.5 Fault Detection and Reporting

#### 8.3.5.1 Diagnostic Enable Function

The DIAG\_EN pin enables or disables the diagnostic functions. If multiple devices are used, but the ADC resource is limited in the microcontroller, the MCU can use GPIOs to set DIAG\_EN high to enable the diagnostics of one device while disabling the diagnostics of the other devices by setting DIAG\_EN low. In addition, the device can keep the power consumption to a minimum by setting DIAG\_EN and INx low.

#### 8.3.5.2 Multiplexing of Current Sense

For version B, SEL and SEH are two pins to multiplex the shared current-sense function among the four channels. See Table 1 for more details.



#### **Table 1. Diagnosis Configuration Table**

DIAG_EN	INx	SEH	SEL	CS ACTIVATED CHANNEL	CS, FAULT, STx	PROTECTIONS AND DIAGNOSTICS			
	Н				Lliah impadansa	Diagnostics disabled, full protection			
L	L			_	High impedance	Diagnostics disabled, no protection			
		0 0 Channel 1							
		0	1	Channel 2	Con Table 0	Con Table 0			
Н	_	1	0	Channel 3	See Table 2	See Table 2			
		1	1	Channel 4					

#### 8.3.5.3 Fault Table

Table 2 applies when the DIAG EN pin is enabled.

**Table 2. Fault Table** 

CONDITIONS	INx	OUTx	THER	CRITERION	STx (VER. A)	CS (VER. B)	FAULT (VER. B)	FAULT RECOVERY
	L	L	_	_	Н	0	Н	_
Normal	Н	Н	_	_	Н	In linear region	Н	_
Overlaod, short to ground	Н	L	_	Current limit triggered	L	V <sub>CS(H)</sub>	L	Auto
Open load <sup>(1)</sup> , short to battery, reverse polarity	L	Н	_	$V_{VS} - V_{OUTx} < V_{(ol,off)}$	L	V <sub>CS(H)</sub>	L	Auto
Thermal shutdown	Н	_	L	T <sub>SD</sub> triggered	L	V <sub>CS(H)</sub>	L	Output auto-retry. Fault recovers when T <sub>J</sub> < T <sub>(SD,rst)</sub> or when INx toggles.
			Н	32 33		- 5(1.1)		Output latch off. Fault recovers when INx toggles.
Thermal swing	Н	_	_	T <sub>SW</sub> triggered	L	V <sub>CS(H)</sub>	L	Auto

<sup>(1)</sup> An external pullup is required for open-load detection.

# 8.3.5.4 STx and FAULT Reporting

For version A, four individual  $\overline{STx}$  pins report the fault conditions, each pin for its respective channel. When a fault condition occurs, it pulls  $\overline{STx}$  down to GND. A 3.3- or 5-V external pullup is required to match the supply level of the microcontroller. The digital status of each channel can be reported individually, or globally by connecting all the  $\overline{STx}$  pins together.

For version B, a global FAULT pin is used to monitor the global fault condition among all the channels. When a fault condition occurs on any channel, the FAULT pin is pulled down to GND. A 3.3-V or 5-V external pullup is required to match the supply level of the microcontroller.

After the  $\overline{\text{FAULT}}$  report, the microcontroller can check and identify the channel in fault status by multiplexed current sensing. The CS pin also works as a fault report with an internal pullup voltage,  $V_{\text{CS(H)}}$ .

# 8.3.6 Full Diagnostics

#### 8.3.6.1 Short-to-GND and Overload Detection

When a channel is on, a short to GND or overload condition causes overcurrent. If the overcurrent triggers either the internal or external current-limit threshold, the fault condition is reported out. The microcontroller can handle the overcurrent by turning off the switch. The device heats up if no actions are taken. If a thermal shutdown occurs, the current limit is  $I_{CL(TSD)}$  to keep the power stressing on the power FET to a minimum. The device automatically recovers when the fault condition is removed.

Product Folder Links: TPS4H160-Q1



#### 8.3.6.2 Open-Load Detection


#### 8.3.6.2.1 Channel On

When a channel on, benefiting from the high-accuracy current sense in a small current range, if an open-load event occurs, it can be detected as an ultralow  $V_{CS}$  and handled by the microcontroller. Note that the detection is not reported on the  $\overline{STx}$  or  $\overline{FAULT}$  pins. The microcontroller must multiplex the SEL and SEH pins to detect the channel-on open-load fault proactively.

#### 8.3.6.2.2 Channel Off

When a channel is off, if a load is connected, the output is pulled down to GND. But if an open load occurs, the output voltage is close to the supply voltage ( $V_{VS} - V_{OUTx} < V_{(ol,off)}$ ), and the fault is reported out.

There is always a leakage current  $I_{(ol,off)}$  present on the output due to internal logic control path or external humidity, corrosion, and so forth. Thus, TI recommends an external pullup resistor to offset the leakage current when an open load is detected. The recommended pullup resistance is 20 k $\Omega$ .



Copyright © 2016, Texas Instruments Incorporated

Figure 30. Open-Load Detection in Off-State

#### 8.3.6.3 Short-to-Battery Detection

Short-to-battery has the same detection mechanism and behavior as open-load detection, in both the on-state and off-state. See Table 2 for more details.

In the on-state, reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state.

- If V<sub>OUTx</sub> V<sub>VS</sub> < V<sub>(F)</sub> (body diode forward voltage), no reverse current occurs.
- If V<sub>OUTx</sub> V<sub>VS</sub> > V<sub>(F)</sub>, reverse current occurs. The current must be limited to less than I<sub>R(1)</sub>. Setting an INx pin high can minimize the power stress on its channel. Also, for external reverse protection, see Reverse-Current Protection for more details.

#### 8.3.6.4 Reverse Polarity Detection

Copyright © 2015-2017, Texas Instruments Incorporated

Reverse polarity detection has the same detection mechanism and behavior as open-load detection both in the on-state and off-state. See Table 2 for more details.

In the on-state, the reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state. The reverse current must be limited to less than  $I_{R(2)}$ . Set the related INx pin high to keep the power dissipation to a minimum. For external reverse-blocking circuitry, see Reverse-Current Protection for more details.

Product Folder Links: TPS4H160-Q1



#### 8.3.6.5 Thermal Fault Detection

To protect the device in severe power stressing cases, the device implements two types of thermal fault detection, absolute temperature protection (thermal shutdown) and dynamic temperature protection (thermal swing). Respective temperature sensors are integrated close to each power FET, so the thermal fault is reported by each channel. This arrangement can help the device keep the cross-channel effect to a minimum when some channels are in a thermal fault condition.

#### 8.3.6.5.1 Thermal Shutdown

Thermal shutdown is active when the absolute temperature  $T_J > T_{(SD)}$ . When the frmal shutdown occurs, the respective output turns off. The THER pin is used to configure the behavior after the thermal shutdown occurs.

- When the THER pin is low, thermal shutdown operates in the auto-retry mode. The output automatically recovers when  $T_J < T_{(SD)} T_{(hys)}$ , but the current is limited to  $I_{CL(TSD)}$  to avoid repetitive thermal shutdown. The thermal shutdown fault signal is cleared when  $T_J < T_{(SD,rst)}$  or after toggling the related INx pin.
- When the THER pin is high, thermal shutdown operates in the latch mode. The output latches off when thermal shutdown occurs. When the THER pin goes from high to low, thermal shutdown changes to auto-retry mode. The thermal shutdown fault signal is cleared after toggling the related INx pin.

Thermal swing activates when the power FET temperature is increasing sharply, that is, when  $\Delta T = T_{(FET)} - T_{(Logic)} > T_{(sw)}$ , then the output turns off. The output automatically recovers and the fault signal clears when  $\Delta T = T_{(FET)} - T_{(Logic)} < T_{(sw)} - T_{(hys)}$ . Thermal swing function improves the device reliability when subjected to repetitive fast thermal variation. As shown in Figure 31, multiple thermal swings are triggered before thermal shutdown occurs.




Figure 31. Thermal Behavior Diagram

4 Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated



#### 8.3.7 Full Protections

#### 8.3.7.1 UVLO Protection


The device monitors the supply voltage  $V_{VS}$ , to prevent unpredicted behaviors when  $V_{VS}$  is too low. When  $V_{VS}$  falls down to  $V_{VS(uvr)}$ , the device shuts down. When  $V_{VS}$  rises up to  $V_{VS(uvr)}$ , the device turns on.

#### 8.3.7.2 Loss-of-GND Protection

When loss of GND occurs, output is shut down regardless of whether the INx pin is high or low. The device can protect against two ground-loss conditions, loss of device GND and loss of module GND.

### 8.3.7.3 Protection for Loss of Power Supply

When loss of supply occurs, the output is shut down regardless of whether the INx pin is high or low. For a resistive or a capacitive load, loss of supply has no risk. But for a charged inductive load, the current is driven from all the I/O pinss to maintain the inductance current. To protect the system in this condition, TI recommends two types of external protections: the GND network or the external free-wheeling diode.



Copyright © 2016, Texas Instruments Incorporated

Figure 32. Protection for Loss of Power Supply, Method 1




Figure 33. Protection for Loss of Power Supply, Method 2

#### 8.3.7.4 Reverse-Current Protection

Reverse current occurs in two conditions: short to battery and reverse polarity.


- When a short to the battery occurs, there is only reverse current through the body diode. I<sub>R(1)</sub> specifies the limit of the reverse current.
- In a reverse-polarity condition, there are reverse currents through the body diode and the device GND pin.
   I<sub>R(2)</sub> specifies the limit of the reverse current. The GND pin maximum current is specified in the Absolute Maximum Ratings.

To protect the device, TI recommends two types of external circuitry.

Adding a blocking diode. Both the IC and load are protected when in reverse polarity.

Copyright © 2015–2017, Texas Instruments Incorporated






Copyright © 2016, Texas Instruments Incorporated

Figure 34. Reverse-Current External Protection, Method 1

Adding a GND network. The reverse current through the device GND is blocked. The reverse current through
the FET is limited by the load itself. TI recommends a resistor in parallel with the diode as a GND network.
The recommended selection are 1-kΩ resistor in parallel with an >100-mA diode. If multiple high-side
switches are used, the resistor and diode can be shared among devices.




Copyright © 2016, Texas Instruments Incorporated

Figure 35. Reverse-Current External Protection, Method 2

#### 8.3.7.5 MCU I/O Protection

In some severe conditions, such as the ISO7637-2 test or the loss of battery with inductive loads, a negative pulse occurs on the GND pin This pulse can cause damage on the connected microcontroller. TI recommends serial resistors to protect the microcontroller, for example, 4.7-k $\Omega$  when using a 3.3-V microcontroller and 10-k $\Omega$  for a 5-V microcontroller.



Copyright © 2016, Texas Instruments Incorporated

Figure 36. MCU I/O External Protection

Product Folder Links: TPS4H160-Q1



#### 8.4 Device Functional Modes

#### 8.4.1 Working Modes

The device has three working modes, the normal mode, the standby mode, and the standby mode with diagnostics.

Note that IN must be low for  $t > t_{(off,deg)}$  to enter the standby mode, where  $t_{(off,deg)}$  is the standby mode deglitch time used to avoid false triggering. Figure 37 shows a working-mode diagram.




Figure 37. Working Modes

Copyright © 2015–2017, Texas Instruments Incorporated



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS4H160-Q1 device is capable of driving a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, heaters, and sub-modules. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. An external adjustable current limit improves the reliability of the whole system by clamping the inrush or overload current.

# 9.2 Typical Application

The following figure shows an example of the external circuitry connections based on the version-B device.




Figure 38. Typical Application Diagram

#### 9.2.1 Design Requirements

- V<sub>VS</sub> range from 9 V to 16 V
- Load range is from 0.1 A to 1 A for each channel
- Current sense for fault monitoring
- Expected current-limit value of 2.5 A
- Automatic recovery mode when thermal shutdown occurs
- Full diagnostics with 5-V MCU
- Reverse-voltage protection with a blocking diode in the power-supply line

Product Folder Links: TPS4H160-Q1



# **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure

To keep the 1-A nominal current in the 0 to 4-V current-sense range, calculate the  $R_{(CS)}$  resistor using Equation 9. To achieve better current-sense accuracy, a 1% tolerance or better resistor is preferred.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUT}} = \frac{4 \times 300}{1} = 1200 \Omega$$
(9)

To set the adjustable current limit value at 2.5-A, calculate  $R_{(CL)}$  using Equation 10.

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}} = \frac{0.8 \times 2500}{2.5} = 800 \Omega$$
 (10)

TI recommends  $R_{(ser)}$  = 10  $k\Omega$  for 5-V MCU, and  $R_{(pu)}$  = 10  $k\Omega$  as the pullup resistor.

#### 9.2.3 Application Curves

Figure 39 shows a test example of soft-start when driving a big capacitive load. Figure 40 shows an expanded waveform of the output current.




Figure 39. Driving a Capacitive Load With Adjustable Current Limit





Figure 40. Driving a Capacitive Load, Expanded Waveform

Copyright © 2015–2017, Texas Instruments Incorporated



# **Typical Application (continued)**

Figure 41 shows a test example of PWM-mode driving. Figure 42 shows the expanded waveform of the rising edge. Figure 43 shows the expanded waveform of the falling edge.



# 10 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 12-V automotive system or 24-V industrial system. Detailed supply voltage should be within the range specified in the Recommended Operating Conditions.



### 11 Layout

# 11.1 Layout Guidelines

To prevent thermal shutdown,  $T_J$  must be less than 150°C. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.

### 11.2 Layout Examples

#### 11.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.




Figure 44. Layout Example Without a GND Network

Copyright © 2015–2017, Texas Instruments Incorporated



# **Layout Examples (continued)**

#### 11.2.2 With a GND Network

With a GND network, tie the thermal pad as one trace to the board GND copper.




Figure 45. Layout Example With a GND Network



# 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPS4H160-Q1



# PACKAGE OPTION ADDENDUM

14-Aug-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS4H160AQPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	4H160AQ	Samples
TPS4H160BQPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	4H160BQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

14-Aug-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Aug-2016

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS4H160AQPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS4H160BQPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 14-Aug-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS4H160AQPWPRQ1	HTSSOP	PWP	28	2000	367.0	367.0	38.0
TPS4H160BQPWPRQ1	HTSSOP	PWP	28	2000	367.0	367.0	38.0

PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-38/AO 01/16

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.