Product
Folder

Sample &
Buy

Technical
Documents

Tools &
Software

Support &
Community

TEXAS
INSTRUMENTS

LMK03328

ZHCSE36A −AUGUST 2015−REVISED JANUARY 2016

LMK03328 具有两个独立 **PLL**、八路输出和集成 **EEPROM** 的超低抖动时钟发生器

1 特性

- 超低噪声、高性能
  - 抖动：Fout > 100MHz 时的典型值为 100fs (RMS)
  - 电源抑制比 (PSRR)：-70dBc，出色的电源抗扰度
- 灵活的器件选项
  - 多达 8 路 AC-LVPECL、AC-LVDS、AC-CML、HCSL 或 LVCMOS 输出或任意组合
  - 引脚模式、I²C 模式、EEPROM 模式
  - 71 个可通过引脚选择的预编程默认启动选项
- 双路输入，自动或手动选择
  - 晶振输入：10MHz 至 52MHz
  - 外部输入：1MHz 至 300MHz
- 频率裕度选项
  - 精调频率裕度（典型值为 ±50ppm），采用低成本可牵引晶振基准
  - 无毛刺脉冲的粗调频率裕度 (%)，采用输出分频器
- 其他 特性
  - 电源：3.3V（内核），1.8/2.5/3.3V（输出）
  - 工业级温度范围（-40ºC 至 +85ºC）
  - 封装：7mm x 7mm 48-QFN

2 应用

- 交换机与路由器
- 网络与电信线卡
- 服务器与存储系统
- 无线基站

3 说明

LMK03328 是一款超低噪声时钟发生器，包含两个集成有压控振荡器 (VCO) 的分数 N 频率合成器、灵活的时钟分配/扇出、以及可通过引脚选择的配置状态（存储在片上 EEPROM 中）。该器件可为各种千兆位级串行接口和数字器件提供多个时钟，并通过替代多个振荡器和时钟分配器件来降低物料清单 (BOM) 成本、减小电路板面积、以及提高可靠性。超低抖动可降低高速串行链路中的比特误码率 (BER)。

器件信息[(1)]

器件型号	封装	封装尺寸（标称值）
LMK03328	48-QFN	7.00mm x 7.00mm

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

LMK03328 简化框图

English Data Sheet: SNAS668

目录

4   修订历史记录

Changes from Original (August 2015) to Revision A   **Page**

5 说明 （续）

对于每个锁相环 (PLL)，可以选择差分/单端时钟或晶振输入作为 PLL 基准时钟。所选的 PLL 基准时钟可用于将 VCO 频率锁定在基准输入频率的整数或小数倍。各 PLL 的 VCO 频率可在 4.8GHz 到 5.4GHz 范围内调整。两个 PLL/VCO 的性能和功能相当。凭借 PLL，用户可以根据应用需求灵活地选择预定义或用户定义的环路带宽。每个 PLL 都有一个后分频器，分频选项包括 2 分频、3 分频、4 分频、5 分频、6 分频、7 分频 或 8 分频。

所有输出通道均可选择经过 PLL 1 或 PLL 2 分频的 VCO 时钟作为输出驱动器的时钟源，用以设置最终输出频率。部分输出通道还可以单独选择 PLL 1 或 PLL 2 的基准输入作为将旁路到相应输出缓冲器的备用时钟源。8 位输出分频器支持 1 至 256（偶数或奇数）的分频范围，输出频率高达 1GHz，并且具有输出相位同步功能。

所有输出对均为以地为基准的 CML 驱动器，具有可编程摆幅，并且可通过交流耦合方式连接到低压差分信号 (LVDS)、低压正发射极耦合逻辑 (LVPECL) 或电流模式逻辑 (CML) 接收器。另外，所有输出对还可以单独配置为 HCSL 输出或 2x 1.8V LVCMOS 输出。与以电压为基准的驱动器设计（例如，传统的 LVDS 和 LVPECL 驱动器）相比，该输出具有更低的功耗（1.8V 时）、更出色的性能和电源抗扰度、以及更少的电磁干扰 (EMI)。通过 STATUS 引脚可获得两个额外的 3.3V LVCMOS 输出。这是一项可选特性，可在需要 3.3V LVCMOS 输出及不需要器件状态信号时使用。

该器件 具有 自启动功能，通过片上可编程 EEPROM 或预定义的 ROM 存储器实现，有多种定制器件模式可通过引脚控制进行选择，并且可免除对串行编程的需求。器件寄存器和片上 EEPROM 设置均完全可通过 I²C 兼容串行接口编程。器件从地址可在 EEPROM 中编程，LSB 可使用 3 状态引脚设置。

该器件提供有两种频率裕度选项，支持无毛刺脉冲运行，可为标准合规性和系统时序裕度测试等系统设计验证测试 (DVT) 提供支持。通过在内部晶振 (XO) 上使用低成本可牵引晶振并选择该输入作为 PLL 合成器的基准，可支持精调频率裕度（用 ppm 表示）。频率裕度范围取决于晶振的修整灵敏度和片上变容二极管范围。XO 频率裕度可通过引脚或 I²C 接口控制，灵活且易于使用。通过 I²C 接口更改输出分频值后，可在任意输出通道上使用粗调频率裕度（用 % 表示），同时会停止并重启输出时钟以防止更改分频器后出现毛刺脉冲或短脉冲。

内部电源调节功能提供出色的电源纹波抑制 (PSRR)，降低了供电网络的成本和复杂性。模拟和数字内核模块由 3.3V±5% 电源供电运行，输出模块由 1.8V/2.5V/3.3V±5% 电源供电运行。

6 器件比较表

表 1. 不同积分带宽范围内的 LVPECL 输出抖动

输出频率 (MHz)	积分带宽	抖动典型值（ps，rms）
< 100	12 kHz - 5 MHz	0.15
> 100	1 kHz – 5 MHz 12 kHz – 20 MHz	0.1

7 Pin Configuration and Functions

**RHS
QFN-48
Top View**

Pin Functions

NO.	NAME	TYPE	DESCRIPTION
POWER			
n/a	DAP	Ground	Die Attach Pad. The DAP is an electrical connection and provides a thermal dissipation path. For proper electrical and thermal performance of the device, a 6x6 via pattern (0.3 mm holes) is recommended to connect the DAP to PCB ground layers. Refer to *Layout Guidelines*.
4	VDD_DIG	Analog	3.3 V Power Supply for Digital Control and STATUS outputs.
5	VDD_IN	Analog	3.3 V Power Supply for Input Block.
18	VDDO_01	Analog	1.8 V / 2.5 V / 3.3 V Power Supply for OUT0/OUT1 channel.
19	VDDO_23	Analog	1.8 V / 2.5 V / 3.3 V Power Supply for OUT2/OUT3 channel.
27	VDD_PLL2	Analog	3.3 V Power Supply for PLL2.
36	VDD_PLL1	Analog	3.3 V Power Supply for PLL1.
37	VDDO_4	Analog	1.8 V / 2.5 V / 3.3 V Power Supply for OUT4 channel.
40	VDDO_5	Analog	1.8 V / 2.5 V / 3.3 V Power Supply for OUT5 channel.
43	VDDO_6	Analog	1.8 V / 2.5 V / 3.3 V Power Supply for OUT6 channel.
46	VDDO_7	Analog	1.8 V / 2.5 V / 3.3 V Power Supply for OUT7 channel.
INPUT BLOCK			

Pin Functions (continued)

NO.	NAME	TYPE	DESCRIPTION
6, 7	PRIREF_P, PRIREF_N	Universal	Primary reference clock. Accepts a differential or single-ended input. Input pins have AC coupling capacitors and biasing internally. For LVCMOS input, the non-driven input pin should be pulled-down to ground.
8	REFSEL	LVCMOS	Manual reference input selection for PLL1 and PLL2 (3-state). Weak pullup resistor.
9	HW_SW_CTRL	LVCMOS	Selection for Hard Pin Mode (ROM), Soft Pin Mode (EEPROM), or Register Default Mode. Weak pullup resistor.
10, 11	SECREF_P, SECREF_N	Universal	Secondary reference clock. Accepts a differential or single-ended input or Crystal input. Input pins have AC coupling capacitors and biasing internally. For LVCMOS input, external input termination is needed to attenuate the swing to less than 2.6 V, and the non-driven input pin should be pulled-down to ground. For crystal input, AT cut fundamental crystal should be used as per defined spec and pullable crystal should be used for fine margining.
SYNTHESIZER BLOCK			
3	CAP_DIG	Analog	External Bypass Capacitor for digital blocks. Attach a 10 µF to GND.
28	CAP_PLL2	Analog	External Bypass Capacitor for PLL2. Attach a 10 µF to GND.
29	LF2	Analog	External Loop Filter for PLL2.
34	LF1	Analog	External Loop Filter for PLL1.
35	CAP_PLL1	Analog	External Bypass Capacitor for PLL1. Attach a 10 µF to GND.
OUTPUT BLOCK			
14, 15	OUT0_P, OUT0_N	Universal	Differential/LVCMOS Output Pair 0. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
17, 16	OUT1_P, OUT1_N	Universal	Differential/LVCMOS Output Pair 1. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
20, 21	OUT2_P, OUT2_N	Universal	Differential/LVCMOS Output Pair 2. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
23, 22	OUT3_P, OUT3_N	Universal	Differential/LVCMOS Output Pair 3. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
39, 38	OUT4_P, OUT4_N	Universal	Differential/LVCMOS Output Pair 4. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
42, 41	OUT5_P, OUT5_N	Universal	Differential/LVCMOS Output Pair 5. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
45, 44	OUT6_P, OUT6_N	Universal	Differential/LVCMOS Output Pair 6. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
48, 47	OUT7_P, OUT7_N	Universal	Differential/LVCMOS Output Pair 7. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
DIGITAL CONTROL / INTERFACES[1]			
1	STATUS0	Universal	Status Output 0 (open drain, requires external pullup) or 3.3-V LVCMOS output from synth (push-pull). Status signal selection and output polarity are programmable.
2	STATUS1	Universal	Status Output 1 (open drain, requires external pullup) or 3.3-V LVCMOS output from synth (push-pull). Status signal selection and output polarity are programmable.
12	GPIO0	LVCMOS	Multifunction Inputs (2-state).
13	PDN	LVCMOS	Device Power-down (active low). Weak pullup resistor.
33	GPIO5	Universal	Multifunction Input (2-state) or Analog input for frequency margin.
24	GPIO1	LVCMOS	Multifunction Input (3-state or 2-state).
25	SDA	LVCMOS	I^{2}C Serial Data (bi-directional, open drain). Requires an external pull-up resistor to VDD_DIG. I^{2}C slave address is initialized from on-chip EEPROM.
26	SCL	LVCMOS	I^{2}C Serial Clock (bi-directional, open drain). Requires an external pull-up resistor to VDD_DIG.
30	GPIO2	LVCMOS	Multifunction Input (3-state or 2-state).
31	GPIO3	LVCMOS	Multifunction Input (3-state or 2-state).
32	GPIO4	LVCMOS	Multifunction Input (2-state).

(1) Refer to *Device Configuration Control* for details on the digital control/interfaces.

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1]

	MIN	MAX	UNIT
Supply Voltage for Input, Synthesizer, Control, and Output Blocks, VDD_IN, VDD_PLL1, VDD_PLL2, VDD_DIG, VDDO_x	-0.3	3.6	V
Input Voltage Range, Clock and Logic Inputs, Vin	-0.3	VDD +0.3	V
Output Voltage Range for Clock and Logic Outputs, Vout	-0.3	VDD + 0.3	V
Junction Temperature, TJ		150	°C
Storage temperature, T_{stg}	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 [1]	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 [2]	±500	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD_IN, VDD_PLL1, VDD_PLL2, VDD_DIG	Supply Voltage for Input, Analog, Control Blocks	3.135	3.3	3.465	V
VDDO_x	Supply Voltage for Output Drivers (Differential, LVCMOS)	1.7	1.8 2.5 3.3	3.465	V
TA	Ambient Temperature	-40	25	85	°C
TJ	Junction Temperature			125	°C
dVDD/dt	Maximum VDD Power-Up Ramp	0.1		100	ms
WR	EEPROM number of writes			100	

8.4 Thermal Information

THERMAL METRIC[1]		LMK03328 [2] [3] [4]			UNIT
		RHA			
		QFN-48			
		Airflow (LFM) 0	Airflow (LFM) 200	Airflow (LFM) 400	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.47	16.4	14.62	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	16.57	n/a	n/a	
$R_{\theta JB}$	Junction-to-board thermal resistance	6.84	n/a	n/a	
ψ_{JT}	Junction-to-top characterization parameter	0.23	0.31	0.47	
ψ_{JB}	Junction-to-board characterization parameter	4.02	3.86	3.84	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.06	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
(2) The package thermal resistance is calculated on a 4 layer JEDEC board.
(3) Package DAP connected to PCB GND plane with 16 thermal vias (0.3 mm diameter).
(4) ψ_{JB} (junction to board) is used when the main heat flow is from the junction to the GND pad. Please refer to Thermal Considerations section for more information on ensuring good system reliability and quality.

8.5 Thermal Information

THERMAL METRIC[1]		CONDITION	LMK03328	UNIT
			RHA	
			QFN-48	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	10-layer 200 mm x 250 mm board, 36 thermal vias, Airflow = 0 LFM	10	°C/W
ψ_{JB}	Junction-to-board characterization parameter	10-layer 200 mm x 250 mm board, 36 thermal vias, Airflow = 0 LFM	2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

8.6 Electrical Characteristics - Power Supply[1][2]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDD	Core Current Consumption, per block	Primary input (differential or single ended) - active		10		mA
		Secondary input (differential or single ended) - active		10		
		Secondary input (XO) - active		11		
		PLL doubler - active		4		
		PLL1 block – active		110		
		PLL2 block – active		110		
		Control block		88		

(1) Refer to Parameter Measurement Information for relevant test conditions.
(2) $P_{TOTAL} = P_{DC} + P_{AC}$, where: P_{DC} = 3.4 mA typ, P_{AC} = C*V^2* f_{OUT}

Electrical Characteristics - Power Supply[(1)(2)] (continued)

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDDO	Output Current Consumption, per block	Output Channel (Mux and Divider only) – active		50		mA
		AC-LVDS driver (one pair) AC-coupled to 100 Ω differential		10		
		AC-LVPECL driver (one pair), AC-coupled to 100 Ω differential		18		
		AC-CML driver (one pair), AC-coupled to 100 Ω differential		16		
		HCSL driver (one pair) 50 Ω to GND		25		
		1.8-V LVCMOS driver (two outputs), 100 MHz, 5 pF load[(2)]		10		
		3.3-V LVCMOS driver on STATUS0, STATUS1, 100 MHz, 5 pF load[(2)]		21		
IDD-IN	Current consumption, per supply pin	HW_SW_CTRL = 0 V, GPIO[5:4] = float, GPIO[3:2] = 0.9 V Inputs: - PRI input enabled, set to LVDS mode - SEC input enabled, set to crystal mode - Input MUX set to auto select - Reference clock is 25 MHz - R dividers set to 1 PLL1: - M divider = 1 - Doubler enabled - Icp = 6.4 mA - Loop bandwidth = 400 kHz - VCO Frequency = 5.1 GHz - Feedback divider = 102 - Post divider = 8 PLL2: - M divider = 1 - Doubler enabled - Icp = 6.4 mA - Loop bandwidth = 400 kHz - VCO Frequency = 5 GHz - Feedback divider = 100 - Post divider = 8 Outputs: - OUT[0-1] = 312.5 MHz LVPECL - OUT[2-3] = 156.25 MHz LVPECL - OUT[4-5] = 212.5 MHz LVPECL - OUT[6-7] = 106.25 MHz LVPECL - STATUS1: Loss of lock PLL1 - STATUS0: Loss of lock PLL2 Power Supplies: - VDD_IN, VDD_PLLx, VDD_DIG = 3.3 V - VDDO_xx = 3.3 V		61	78	mA
IDD-PLL1				144	168	mA
IDD-PLL2				110	130	mA
IDD-DIG				41	60	mA
IDDO_01				92	108	mA
IDDO_23				92	108	mA
IDDO_4				60	75	mA
IDDO_5				60	75	mA
IDDO_6				60	75	mA
IDDO_7				60	75	mA
IDD-PD	Total Device, LMK03328	Power Down (PDN = "0")		30	50	mA

8.7 Pullable Crystal Characteristics (SECREF_P, SECREF_N)[1][2][3][4]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{XTAL}	Crystal Frequency	Fundamental Mode	10		52	MHz
ESR	Equivalent Series Resistance	f_{XTAL} = 10 MHz to 16 MHz			60	Ω
		f_{XTAL} = 16 MHz to 30 MHz			50	
		f_{XTAL} = 30 MHz to 52 MHz			30	
C_L	Load Capacitance	Recommended Crystal specifications		9		pF
C_0	Shunt Capacitance			2.1		pF
C_0/C_1	Shunt capacitance to motional capacitance ratio			220	250	
P_{XTAL}	Crystal Max Drive Level				300	µW
C_{XO}	On-Chip XO Input Capacitance at SECREF_P and SECREF_N	Single-ended, each pin referenced to GND	14		24	pF
Trim	Trim Sensitivity	C_L = 9 pF, f_{XTAL} = 50 MHz		25		ppm/pF
		C_L = 9 pF, f_{XTAL} = 25 MHz		35		
$C_{on-chip-5p-load}$	On-chip tunable capacitor variation over VT across crystal load of 5 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			450	fF
$C_{on-chip-12p-load}$	On-chip tunable capacitor variation over VT across crystal load of 12 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			1.5	pF
f_{PR}	Pulling range	C_0/C_1 < 250		± 50		ppm

(1) Parameter is specified by characterization and is not tested in production.
(2) The crystal pullability ratio is considered in the case where the XO frequency margining option is enabled. The actual pull range depends on the crystal pullability, as well as on-chip capacitance ($C_{on-chip}$), device crystal oscillator input capacitance (C_{XO}), PCB stray capacitance (C_{PCB}), and any installed on-board tuning capacitance (C_{TUNE}). Trim Sensitivity or Pullability (ppm/pF), TS = C_1 * 1e6 / [2 * $(C_0 + C_L)^2$]. If the total external capacitance is less than the crystal C_L, the crystal will oscillate at a higher frequency than the nominal crystal frequency. If the total external capacitance is higher than C_L, the crystal will oscillate at a lower frequency than nominal.
(3) Using a crystal with higher ESR can degrade output phase noise and may impact crystal start-up.
(4) Verified with crystals specified for a load capacitance of C_L = 9 pF. PCB stray capacitance was measured to be 1 pF. Crystals tested: 19.2 MHz TXC (Part Number: 7M19272001), 19.44 MHz TXC (Part Number: 7M19472001), 25 MHz TXC (Part Number: 7M25072001), 38.88 MHz TXC (Part Number: 7M38872001), 49.152 MHz TXC (Part Number: 7M49172001), 50 MHz TXC (Part Number: 7M50072001).

8.8 Non-Pullable Crystal Characteristics (SECREF_P, SECREF_N)[1][2][3]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{XTAL}	Crystal Frequency	Fundamental Mode	10		52	MHz
ESR	Equivalent Series Resistance	f_{XTAL} = 10 MHz to 16 MHz			60	Ω
		f_{XTAL} = 16 MHz to 30 MHz			50	
		f_{XTAL} = 30 MHz to 52 MHz			30	
P_{XTAL}	Crystal Max Drive Level				300	µW
C_{XO}	On-Chip XO Input Capacitance at Xi and Xo	Single-ended, each pin referenced to GND	14		24	pF
$C_{on-chip-5p-load}$	On-chip tunable capacitor variation over VT across crystal load of 5 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			450	fF
$C_{on-chip-12p-load}$	On-chip tunable capacitor variation over VT across crystal load of 12 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			1.5	pF

(1) Parameter is specified by characterization and is not tested in production.
(2) Using a crystal with higher ESR can degrade XO phase noise and may impact crystal start-up.
(3) Verified with crystals specified for a load capacitance of C_L = 9 pF. PCB stray capacitance was measured to be 1 pF. Crystal tested: 25 MHz TXC (Part Number: 7M25072001).

8.9 Clock Input Characteristics (PRIREF_P/PRIREF_N, SECREF_P/SECREF_N)[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{CLK}	Input Frequency Range		1		300	MHz
V_{IH}[2]	LVCMOS input high voltage	PRI_REF	1.4		VDD_IN	V
V_{IH}[2]	LVCMOS input high voltage	SEC_REF	1.4		2.6	V
V_{IL}[2]	LVCMOS input low voltage		0		0.5	V
$V_{ID,DIFF,PP}$	Input Voltage Swing, Differential peak-peak	Differential input (where $V_{CLK} - V_{nCLK} = \|V_{ID}\| \times 2$)	0.2		2	V
V_{ICM}	Input Common Mode Voltage	Differential input	0.1		2	V
dV/dt[3]	Input Edge Slew Rate (20% to 80%)	Differential input, peak-peak	0.5			V/ns
		Single-ended input, non-driven input tied to GND	0.5			V/ns
IDC[3]	Input Clock Duty Cycle		40%		60%	
I_{IN}	Input Leakage Current		-100		100	µA
C_{IN}	Input Capacitance	Single-ended, each pin		2		pF

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) Slew rate detect circuitry should be used when V_{IH} < 1.7 V and V_{IL} > 0.2 V. VIH/VIL detect circuitry should be used when V_{IH} < 1.5 V and V_{IL} > 0.4 V. Refer to *REFDETCTL Register; R25* for relevant register information.
(3) Ensured by characterization.

8.10 VCO Characteristics

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{VCO}	Frequency Range		4.8		5.4	GHz
K_{VCO}	VCO Gain			55		MHz/V

8.11 PLL Characteristics

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{PD}	Phase Detector Frequency		1		150	MHz
PN1Hz	PLL Figure of Merit[1]			-231		dBc/Hz
PN10kHz	PLL 1/f noise at 10 kHz offset normalized to 1 GHz[2]	Icp = 6.4 mA, 25 MHz f_{PD}		-136		dBc/Hz
I_{CP-HIZ}	Charge Pump Leakage in Hi-Z Mode			55		nA

(1) PLL Flat Phase Noise = PN1 Hz + 20*log(N) + 10*log(f_{PD}), with wide loop bandwidth and away from1/f noise region.
(2) Phase Noise normalized to 1 GHz. PLL 1/f Phase Noise = PN10 kHz + 20*log(f_{OUT}/1 GHz) – 10*log(offset/10 kHz)

8.12 1.8-V LVCMOS Output Characteristics (OUT[7:0])[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, outputs loaded with 2 pF to GND

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{OUT}	Output Frequency		1		200	MHz
V_{OH}[2]	Output High Voltage	I_{OH} = 1 mA	1.35			V
V_{OL}	Output Low Voltage	I_{OL} = 1 mA			0.35	V
I_{OH}	Output High Current			21		mA
I_{OL}	Output Low Current			-21		mA
t_R/t_F	Output Rise/Fall Time	20% to 80%		250		ps
t_{SKEW}[3]	Output-to-output skew	same divide value			100	ps
t_{SKEW}[3]	Output-to-output skew	LVCMOS-to-differential; same divide value			1.5	ns
$t_{PROP-CMOS}$	IN-to-OUT Propagation Delay	PLL Bypass			1	ns
PN-Floor	Output Phase Noise Floor (f_{OFFSET} > 10 MHz)	66.66 MHz		-155		dBc/Hz
ODC[3]	Output Duty Cycle		45%		55%	
R_{OUT}	Output Impedance			50		Ω

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) V_{OH} level is NOT rail-to-rail for VDDO = 2.5 V or 3.3 V; 1.8-V LVCMOS output buffer supply is internally regulated down to 1.8 V.
(3) Ensured by characterization.

8.13 LVCMOS Output Characteristics (STATUS[1:0])[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDD_O = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, outputs loaded with 2 pF to GND

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{OUT}	Output Frequency		3.75		200	MHz
V_{OH}	Output High Voltage	I_{OH} = 1 mA	2.5			V
V_{OL}	Output Low Voltage	I_{OL} = 1 mA			0.6	V
I_{OH}	Output High Current			33		mA
I_{OL}	Output Low Current			-33		mA
t_R/t_F[2]	Output Rise/Fall Time	20% to 80%, R49[3-2], R49[1:0] = 0x2		2.1		ns
		20% to 80%, R49[3-2], R49[1-0] = 0x0		0.35		ns
PN-Floor	Output Phase Noise Floor (f_{OFFSET} > 10 MHz)	66.66 MHz		-148		dBc/Hz
ODC[2]	Output Duty Cycle		45%		55%	
R_{OUT}	Output Impedance			50		Ω

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) Ensured by characterization.

8.14 Open-Drain Output Characteristics (STATUS[1:0])

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	Output Low Voltage				0.6	V

8.15 AC-LVPECL Output Characteristics[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, output pair AC-coupled to 100 Ω differential load

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{OUT}	Output Frequency[2]		1		1000	MHz
V_{OD}	Output Voltage Swing		500	800	1000	mV
V_{OUT-PP}	Differential Output Peak-to-Peak Swing			2 x $|V_{OD}|$		V
V_{OS}	Output Common Mode		300		700	mV
t_{SKEW}[3]	Output-to-output skew	LVPECL-to-LVPECL; same divide value			60	ps
$t_{PROP-DIFF}$	IN-to-OUT Propagation Delay	PLL Bypass		400		ps
t_R/t_F[3]	Output Rise/Fall Time	20% to 80%, < 300 MHz		175	300	ps
		±100 mV around center point, > 300 MHz			200	ps
PN-Floor	Output Phase Noise Floor (f_{OFFSET} > 10 MHz)	156.25 MHz		-164		dBc/Hz
ODC[3]	Output Duty Cycle		45%		55%	

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) An output frequency over f_{OUT} max spec is possible, but output swing may be less than V_{OD} min spec.
(3) Ensured by characterization.

8.16 AC-LVDS Output Characteristics[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, output pair AC-coupled to 100 Ω differential load

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{OUT}	Output Frequency[2]		1		800	MHz
V_{OD}	Output Voltage Swing		250	400	450	mV
V_{OUT-PP}	Differential Output Peak-to-Peak Swing			2 x $|V_{OD}|$		V
V_{OS}	Output Common Mode		100		350	mV
t_{SKEW}[2]	Output-to-output skew	LVDS-to-LVDS; same divide value			60	ps
$t_{PROP-DIFF}$	IN-to-OUT Propagation Delay	PLL Bypass		400		ps
t_R/t_F[3]	Output Rise/Fall Time	20% to 80%, < 300 MHz		200	300	ps
		±100 mV around center point, > 300 MHz			200	ps
PN-Floor	Output Phase Noise Floor (f_{OFFSET} > 10 MHz)	156.25 MHz		-160		dBc/Hz
ODC[3]	Output Duty Cycle		45%		55%	

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) An output frequency over f_{OUT} max spec is possible, but output swing may be less than V_{OD} min spec.
(3) Ensured by characterization.

8.17 AC-CML Output Characteristics[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, output pair AC-coupled to 100 Ω differential load

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{OUT}	Output Frequency[2]		1		1000	MHz
V_{OD}	Output Voltage Swing		400	600	1000	mV
V_{SS}	Differential Output Peak-to-Peak Swing			2 x $|V_{OD}|$		V
V_{OS}	Output Common Mode		150		550	mV
t_{SKEW}[3]	Output-to-output skew	CML-to-CML; same divide value			60	ps
$t_{PROP-DIFF}$	IN-to-OUT Propagation Delay	PLL Bypass		400		ps
t_R/t_F[3]	Output Rise/Fall Time	20% to 80%, < 300 MHz		190	300	ps
		±100 mV around center point, > 300 MHz			200	ps
PN-Floor	Output Phase Noise Floor (f_{OFFSET} > 10 MHz)	156.25 MHz		-160		dBc/Hz
ODC[3]	Output Duty Cycle		45%		55%	

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) An output frequency over f_{OUT} max spec is possible, but output swing may be less than V_{OD} min spec.
(3) Ensured by characterization.

8.18 HCSL Output Characteristics[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, outputs with 50 ohms || 2 pF to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{OUT}	Output Frequency		1		400	MHz
V_{OH}	Output High Voltage[2]		660		850	mV
V_{OL}	Output Low Voltage[2]		-150		150	mV
V_{CROSS}	Absolute Crossing Voltage[3]		250		550	mV
$V_{CROSS-DELTA}$	Variation of V_{CROSS}[3]		0		140	mV
t_{SKEW}[4]	Output-to-output skew	same divide value			100	ps
$t_{PROP-DIFF}$	IN-to-OUT Propagation Delay	PLL Bypass		400		ps
dV/dt[4]	Slew Rate[2]		2.25		5	V/ns
PN-Floor	Output Phase Noise Floor (f_{OFFSET} > 10 MHz)	100 MHz		-158		dBc/Hz
ODC[4]	Output Duty Cycle		45%		55%	

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) Measured from -150 mV to +150 mV on the differential waveform (OUT minus nOUT) with the 300 mVpp measurement window centered on the differential zero crossing.
(3) Ensured by design.
(4) Ensured by characterization.

8.19 Power-On/Reset Characteristics

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{THRESH}	Threshold Voltage		2.72		2.95	V
V_{DROOP}	Allowable Voltage Droop				0.1	V
$t_{START-XTAL}$	Startup Time with 25 MHz XTAL	Measured from time of supply reaching 3.135 V to time of output frequency accurate to ±300 ppm			10	ms
$t_{START-CLK}$	Startup Time with 25 MHz Clock Input	Measured from time of supply reaching 3.135 V to time of output frequency accurate to ±300 ppm			10	ms

8.20 2-Level Logic Input Characteristics (HW_SW_CTRL, PDN, GPIO[5:0])

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	Input High Voltage		1.2			V
V_{IL}	Input Low Voltage				0.6	V
I_{IH}	Input High Current	V_{IH} = VDD_DIG	-40		40	µA
I_{IL}	Input Low Current	V_{IL} = GND	-40		40	µA
C_{IN}	Input Capacitance			2		pF

8.21 3-Level Logic Input Characteristics (REFSEL, GPIO[3:1])

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	Input High Voltage		1.4			V
V_{IM}	Input Mid Voltage			0.9		V
V_{IL}	Input Low Voltage				0.4	V
I_{IH}	Input High Current	V_{IH} = VDD_DIG	-40		40	µA
I_{IL}	Input Low Current	V_{IL} = GND	-40		40	µA
C_{IN}	Input Capacitance			2		pF

8.22 Analog Input Characteristics (GPIO[5])

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, pull down resistor on GPIO[5] to GND as specified below, HW_SW_CTRL = "0"

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ctrl}	Control voltage range		0		VDD_DIG	V
V_{IN_XOOF} $_{FSET\_STEP}$	Input Voltage for XO Frequency Offset Step Selection on GPIO[5]	50 Ω to GND: Selects on-chip capacitive load set by R88 and R89		50		mV
		2.32 kΩ to GND: Selects on-chip capacitive load set by R90 and R91		200		mV
		5.62 kΩ to GND: Selects on-chip capacitive load set by R92 and R93		400		mV
		10.5 kΩ to GND: Selects on-chip capacitive load set by R94 and R95		600		mV
		18.7 kΩ to GND: Selects on-chip capacitive load set by R96 and R97		800		mV
		34.8 kΩ to GND: Selects on-chip capacitive load set by R98 and R99		1000		mV
		84.5 kΩ to GND: Selects on-chip capacitive load set by R100 and R101		1200		mV
		Left floating: Selects on-chip capacitive load set by R102 and R103		1400		mV
t_{DELAY}	Delay between voltage changes on GPIO[5] pin			100		ms

8.23 I²C-Compatible Interface Characteristics (SDA, SCL)[(1)][(2)]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	Input High Voltage		1.2			V
V_{IL}	Input Low Voltage				0.6	V
I_{IH}	Input Leakage		-40		40	µA
C_{IN}	Input Capacitance			2		pF
C_{OUT}	Input Capacitance				400	pF
V_{OL}	Output Low Voltage	I_{OL} = 3 mA			0.6	V
f_{SCL}	I²C Clock Rate		100		400	kHz
t_{SU_STA}	START Condition Setup Time	SCL high before SDA low	0.6			µs
t_{H_STA}	START Condition Hold Time	SCL low after SDA low	0.6			µs
t_{PH_STA}	SCL Pulse Width High		0.6			µs
t_{PL_STA}	SCL Pulse Width Low		1.3			µs
t_{H_SDA}	SDA Hold Time	SDA valid after SCL low	0		0.9	µs
t_{SU_SDA}	SDA Setup Time		115			ns
t_{R_IN} / t_{F_IN}	SCL/SDA Input Rise and Fall Time				300	ns
t_{F_OUT}	SDA Output Fall Time	C_{BUS} = 10 pF to 400 pF			250	ns
t_{SU_STOP}	STOP Condition Setup Time		0.6			µs
t_{BUS}	Bus Free Time between STOP and START		1.3			µs

(1) Total capacitive load for each bus line ≤ 400 pF.
(2) Ensured by design.

8.24 Typical 156.25 MHz Closed Loop Output Phase Noise Characteristics[(1)][(2)]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V, VDDO_x = 1.8 V, 2.5 V, 3.3 V, T_A = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, Integer-N PLL bandwidth = 400 kHz, VCO Frequency = 5 GHz, Post Divider = 8, Output Divider = 4, Output Type = AC-LVPECL/AC-LVDS/AC-CML/HCSL/LVCMOS

PARAMETER		OUTPUT TYPE					UNIT
		AC-LVPECL	AC-LVDS	AC-CML	HCSL	LVCMOS	
phn_{10k}	Phase noise at 10 kHz offset	-143	-142	-142	-141	-139	dBc/Hz
phn_{50k}	Phase noise at 50 kHz offset	-143.5	-143	-143	-142	-141	dBc/Hz
phn_{100k}	Phase noise at 100 kHz offset	-144	-144	-144	-144	-143	dBc/Hz
phn_{500k}	Phase noise at 500 kHz offset	-146	-146	-146	-146	-145	dBc/Hz
phn_{1M}	Phase noise at 1 MHz offset	-149.5	-149	-149	-149	-149	dBc/Hz
phn_{5M}	Phase noise at 5 MHz offset	-160.5	-160	-160	-159	-158	dBc/Hz
phn_{20M}	Phase noise at 20 MHz offset	-164.5	-164	-164	-161	-159	dBc/Hz
RJ	Random Jitter integrated from 10 kHz to 20 MHz offsets	96	99	99	107	119	fs, RMS

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) Jitter specifications apply for differential output formats with low-jitter differential input clock or crystal input. Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to single ended converter (balun or buffer).

8.25 Typical 161.1328125 MHz Closed Loop Output Phase Noise Characteristics[1][2]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V, VDDO_x = 1.8 V, 2.5 V, 3.3 V, T_A = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, Fractional-N PLL bandwidth = 400 kHz, VCO Frequency = 5.15625 GHz, Post Divider = 8, Output Divider = 4, Output Type = AC-LVPECL/AC-LVDS/AC-CML/HCSL/LVCMOS

PARAMETER		OUTPUT TYPE					UNIT
		AC-LVPECL	AC-LVDS	AC-CML	HCSL	LVCMOS	
phn_{10k}	Phase noise at 10 kHz offset	-136	-136	-136	-135	-135	dBc/Hz
phn_{50k}	Phase noise at 50 kHz offset	-139	-139	-139	-139	-139	dBc/Hz
phn_{100k}	Phase noise at 100 kHz offset	-140	-140	-140	-140	-140	dBc/Hz
phn_{500k}	Phase noise at 500 kHz offset	-142	-142	-142	-142	-142	dBc/Hz
phn_{1M}	Phase noise at 1 MHz offset	-150	-150	-150	-149	-149	dBc/Hz
phn_{5M}	Phase noise at 5 MHz offset	-160.5	-160	-160	-159	-158	dBc/Hz
phn_{20M}	Phase noise at 20 MHz offset	-164.5	-164	-164	-161	-159	dBc/Hz
RJ	Random Jitter integrated from 10 kHz to 20 MHz offsets	120	122	122	130	136	fs, RMS

(1) Refer to *Parameter Measurement Information* for relevant test conditions.
(2) Jitter specifications apply for differential output formats with low-jitter differential input clock or crystal input. Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to single ended converter (balun or buffer).

8.26 Closed Loop Output Jitter Characteristics

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG= 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T_A = -40°C to 85°C, Integer-N PLL with 4.8 GHz, 4.9152 GHz, 4.97664 GHz, 5 GHz or 5.1 GHz VCO, 400 kHz PLL bandwidth and doubler enabled or disabled, Fractional-N PLL with 4.8 GHz, 4.9152 GHz, 4.944 GHz, 4.97664 GHz, 5 GHz, 5.15 GHz or 5.15625 GHz VCO, 400 kHz bandwidth and doubler enabled or disabled, 1.8 V or 3.3 V LVCMOS output load of 2 pF to GND, AC-LVPECL/AC-LVDS/CML output pair AC-coupled to 100 Ω differential load, HCSL outputs with 50 ohms || 2 pF to GND.[1][2][3][4]

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RJ	RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	19.2 MHz, 25 MHz, 27 MHz, 38.88 MHz crystal, Integer-N PLL1 or PLL2, f_{OUT} ≥ 100 MHz, all differential output types		120	200	fs, RMS
RJ	RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	19.2 MHz, 25 MHz, 27 MHz, 38.88 MHz crystal, Fractional-N PLL1 or PLL2, f_{OUT} ≥ 100 MHz, all differential output types		200	350	fs, RMS
RJ	RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	50 MHz crystal, Integer-N PLL1 or PLL2, f_{OUT} ≥ 100 MHz, all differential output types		100	200	fs, RMS
RJ	RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	50 MHz crystal, Fractional-N PLL1 or PLL2, f_{OUT} ≥ 100 MHz, all differential output types		180	350	fs, RMS
RJ	RMS Phase Jitter (12 kHz – 20 MHz) (12 kHz – 5 MHz)	f_{OUT} ≥ 10 MHz, 1.8-V or 3.3-V LVCMOS output, Integer-N or Fractional-N PLL1 or PLL2			800	fs, RMS

(1) Phase jitter measured with Agilent E5052 source signal analyzer using a differential-to single-ended converter (balun or buffer) for differential outputs.
(2) Verified with crystals specified for a load capacitance of CL = 9 pF. PCB stray capacitance was measured to be 1 pF. Crystals tested: 19.44 MHz TXC (Part Number: 7M19472001), 25 MHz TXC (Part Number: 7M25072001), 38.88 MHz TXC (Part Number: 7M38872001).
(3) Refer to *Parameter Measurement Information* for relevant test conditions.
(4) For output frequency < 40 MHz, integration band for RMS phase jitter is 12 kHz – 5 MHz.

8.27 Typical Power Supply Noise Rejection Characteristics[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG = 3.3 V, VDDO_x = 3.3 V, T_A = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, PLL bandwidth = 400 kHz, VCO Frequency = 5 GHz, Post Divider = 8, Output Divider = 4, AC-LVPECL/AC-LVDS/CML output pair AC-coupled to 100 Ω differential load, HCSL outputs with 50 ohms || 2 pF to GND, sinusoidal noise injected in either of the following supply nodes: VDD_IN, VDD_PLL, VDD_DIG or VDDO_x.

PARAMETER		50 mV RIPPLE ON SUPPLY TYPE					UNIT
		VDD_IN	VDD_PLL1	VDD_PLL2	VDD_DIG	VDDO_x	
$PSNR_{50k}$	50 kHz spur on 156.25 MHz output	-82	-83	-83	-100	-83	dBc
$PSNR_{100k}$	100 kHz spur on 156.25 MHz output	-83	-82	-82	-100	-77	dBc
$PSNR_{500k}$	500 kHz spur on 156.25 MHz output	-72	-82	-82	-100	-75	dBc
$PSNR_{1M}$	1 MHz spur on 156.25 MHz output	-76	-83	-83	-100	-80	dBc

(1)   Refer to *Parameter Measurement Information* for relevant test conditions.

8.28 Typical Power Supply Noise Rejection Characteristics[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG= 3.3 V, VDDO_x = 1.8 V, T_A = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, PLL bandwidth = 400 kHz, VCO Frequency = 5 GHz, Post Divider = 8, Output Divider = 4, AC-LVPECL/AC-LVDS/CML output pair AC-coupled to 100 Ω differential load, HCSL outputs with 50 ohms || 2 pF to GND, sinusoidal noise injected in VDDO_x.

PARAMETER		25 mV RIPPLE ON SUPPLY TYPE					UNIT
		VDD_IN	VDD_PLL1	VDD_PLL2	VDD_DIG	VDDO_x	
$PSNR_{50k}$	50 kHz spur on 156.25 MHz output	n/a	n/a	n/a	n/a	-63	dBc
$PSNR_{100k}$	100 kHz spur on 156.25 MHz output	n/a	n/a	n/a	n/a	-60	dBc
$PSNR_{500k}$	500 kHz spur on 156.25 MHz output	n/a	n/a	n/a	n/a	-63	dBc
$PSNR_{1M}$	1 MHz spur on 156.25 MHz output	n/a	n/a	n/a	n/a	-71	dBc

(1)   Refer to *Parameter Measurement Information* for relevant test conditions.

8.29 Typical Closed Loop Output Spur Characteristics[1]

VDD_IN / VDD_PLL1 / VDD_PLL2 / VDD_DIG= 3.3V, VDDO_x = 1.8 V, 2.5 V, 3.3 V, T_A = -40°C to 85°C, 50 MHz reference input, 156.25 MHz or 125 MHz output with VCO Frequency = 5 GHz, Integer-N PLL, PLL Bandwidth = 400 kHz, Post Divider = 8, Output Divider = 4 or 5, 161.1328125 MHz output with VCO Frequency = 5.15625 GHz, Fractional-N PLL, PLL Bandwidth = 400 kHz, Post Divider = 8, Output Divider = 4, LVCMOS output load of 2 pF to GND, AC-LVPECL/AC-LVDS/AC-CML output pair AC-coupled to 100 Ω differential load, HCSL outputs with 50 ohms || 2 pF to GND

PARAMETER		CONDITION	OUTPUT TYPE					UNIT
			AC-LVPECL	AC-LVDS	AC-CML	HCSL	LVCMOS	
$P_{SPUR-PFD}$	PFD/Reference Clock Spurs	156.25 ± 78.125 MHz	-77	-74	-76	-73	-75	dBc
$P_{SPUR-PFD}$	PFD/Reference Clock Spurs	161.1328125 ± 80.56640625 MHz	-80	-77	-79	-77	-82	dBc
$P_{SPUR-FRAC}$	Largest Fractional PLL Spurs	161.1328125 ± 80.56640625 MHz	-74	-73	-76	-73	-74	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (PLL1 operational)	f_{VICTIM} = 156.25 MHz OUT4, f_{AGGR} = 125 MHz OUT5, AC-LVPECL aggressor	-73	-70	-70	-67	-74	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (PLL1 operational)	f_{VICTIM} = 156.25 MHz OUT4, f_{AGGR} = 125 MHz OUT5, AC-LVDS aggressor	-76	-74	-75	-71	-79	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (PLL1 operational)	f_{VICTIM} = 156.25 MHz OUT4, f_{AGGR} = 125 MHz OUT5, HCSL aggressor	-78	-74	-75	-72	-77	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (PLL1 operational)	f_{VICTIM} = 156.25 MHz OUT4, f_{AGGR} = 125 MHz OUT5, LVCMOS aggressor	-72	-70	-71	-66	-73	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (Both PLLs operational)	f_{VICTIM} = 161.1328125 MHz OUT4, f_{AGGR} = 156.25 MHz OUT5, AC-LVPECL aggressor	-69	-65	-67	-63	-73	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (Both PLLs operational)	f_{VICTIM} = 161.1328125 MHz OUT4, f_{AGGR} = 156.25 MHz OUT5, AC-LVDS aggressor	-73	-71	-72	-69	-82	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (Both PLLs operational)	f_{VICTIM} = 161.1328125 MHz OUT4, f_{AGGR} = 156.25 MHz OUT5, HCSL aggressor	-79	-75	-76	-69	-75	dBc
$P_{SPUR-OUT}$	Output Channel-to-channel Isolation (Both PLLs operational)	f_{VICTIM} = 161.1328125 MHz OUT4, f_{AGGR} = 156.25 MHz OUT5, LVCMOS aggressor	-71	-69	-69	65	-74	dBc

(1) Refer to *Parameter Measurement Information* for relevant test conditions.

## 8.30 Typical Performance Characteristics

Figure 1. PLL Figure of Merit (FOM) vs Slew Rate

Figure 2. Closed Loop Phase Noise of AC-LVPECL Outputs at 156.25 MHz with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 3. Closed Loop Phase Noise of AC-LVDS Outputs at 156.25 MHz with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

Figure 4. Closed Loop Phase Noise of AC-CML Outputs at 156.25 MHz with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

Figure 5. Closed Loop Phase Noise of HCSL Outputs at 156.25 MHz with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

Figure 6. Closed Loop Phase Noise of AC-LVPECL Outputs at 161.1328125 MHz with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5.15625 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

## Typical Performance Characteristics (continued)

Figure 7. Closed Loop Phase Noise of AC-LVDS Outputs at 161.1328125 MHz with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 8. Closed Loop Phase Noise of AC-CML Outputs at 161.1328125 MHz with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

Figure 9. Closed Loop Phase Noise of HCSL Outputs at 161.1328125 MHz with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 10. 156.25 ± 78.125 MHz AC-LVPECL Output Spectrum with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 11. 156.25 ± 78.125 MHz AC-LVDS Output Spectrum with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 12. 156.25 ± 78.125 MHz AC-CML Output Spectrum with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

## Typical Performance Characteristics (continued)

Figure 13. 156.25 ± 78.125 MHz HCSL Output Spectrum with PLL Bandwidth at 1 MHz, Integer N PLL, 50 MHz Crystal Input, 5 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 14. 161.1328125 ± 80.56640625 MHz AC-LVPECL Output Spectrum with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5.15625 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

Figure 15. 161.1328125 ± 80.56640625 MHz AC-LVDS Output Spectrum with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5.15625 GHz VCO Frequency, Post Divider = 8, Output Divider = 4

Figure 16. 161.1328125 ± 80.56640625 MHz AC-CML Output Spectrum with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5.15625 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 17. 161.1328125 ± 80.56640625 MHz HCSL Output Spectrum with PLL Bandwidth at 400 kHz, Fractional N PLL, 50 MHz Crystal Input, 5.15625 GHz VCO Frequency, Post Divider = 8, Output Divider = 4


Figure 18. AC-LVPECL Differential Output Swing vs Frequency

Typical Performance Characteristics (continued)

Figure 19. AC-LVDS Differential Output Swing vs Frequency

Figure 20. AC-CML Differential Output Swing vs Frequency

Figure 21. HCSL Differential Output Swing vs Frequency

Figure 22. 1.8-V LVCMOS (on OUT[7:0]) Output Swing vs Frequency

Figure 23. 3.3-V LVCMOS (on STATUS[1:0]) Output Swing vs Frequency

9 Parameter Measurement Information

9.1 Test Configurations

This section describes the characterization test setup of each block in the LMK03328.

Figure 24. LVCMOS Output DC Configuration During Device Test

Figure 25. LVCMOS Output AC Configuration During Device Test

Figure 26. AC-LVPECL, AC-LVDS, AC-CML Output DC Configuration During Device Test

Figure 27. HCSL Output DC Configuration During Device Test

Figure 28. AC-LVPECL, AC-LVDS, AC-CML Output AC Configuration During Device Test

Test Configurations (continued)

Figure 29. HCSL Output AC Configuration During Device Test

Figure 30. LVCMOS Primary Input DC Configuration During Device Test

Figure 31. LVCMOS Secondary Input DC Configuration During Device Test

Figure 32. LVDS Input DC Configuration During Device Test

Figure 33. LVPECL Input DC Configuration During Device Test

Test Configurations (continued)

Figure 34. HCSL Input DC Configuration During Device Test

Figure 35. Differential Input AC Configuration During Device Test

Figure 36. Crystal Reference Input Configuration During Device Test

Figure 37. PSRR Test Setup

Test Configurations (continued)

Figure 38. Differential Output Voltage and Rise/Fall Time

Figure 39. Single Ended Output Voltage and Rise/Fall Time

Figure 40. Differential and Single Ended Output Skew

10 Detailed Description

10.1 Overview

The LMK03328 generates eight outputs with less than 0.2 ps, rms max random jitter in integer PLL mode and less than 0.35 ps, rms max random jitter in fractional PLL mode with a crystal input or a clean external reference input.

10.2 Functional Block Diagram

NOTE

Input and Control blocks are compatible with 1.8/2.5/3.3 V I/O voltage levels.

10.3 Feature Description

10.3.1 Device Block-Level Description

The LMK03328 includes two on-chip fractional PLLs with integrated VCOs and each VCO supports a frequency range of 4.8 GHz to 5.4 GHz. Each PLL block consists of a input selection MUX, a phase frequency detector (PFD), charge pump, on-chip passive loop filter that only needs an external capacitor to ground, a feedback divider that can support both integer and fractional values and a delta sigma engine for spur suppression in fractional PLL mode. The universal inputs support single ended and differential clocks in the frequencies of 1 MHz to 300 MHz and the secondary input additionally supports crystals in the frequencies of 10 MHz to 52 MHz. When the PLLs operate with the crystal as their reference, the output frequencies can be margined based on changing the on-chip capacitor loading on each leg of the crystal. Completing the device is the combination of integer output dividers and universal output buffers. The PLLs are powered by on-chip low dropout (LDO), linear voltage regulators and the regulated supply network is partitioned such that the sensitive analog supplies are running from separate LDOs than the digital supplies which use their own LDO. The LDOs provide isolation of the isolation of the PLL from any noise in the external power supply rail with a PSRR of better than -60 dBc at 50 kHz to 1 MHz ripple frequencies at 1.8 V output supplies and better than -70 dBc at 50 kHz to 1 MHz ripple frequencies at > 2.5 V output supplies. The regulator capacitor pins should each be connected to ground by 10 µF capacitors to ensure stability.

10.3.2 Device Configuration Control

Figure 41 illustrates the relationships between device states, the configuration pins, device initialization and configuration, and device operational modes. In hard pin configuration mode, the state of the configuration pins determines the configuration of the device as selected from all device states programmed in the on-chip ROM. In soft pin configuration mode, the state of the configuration pins determines the initialized state of the device as programmed in the on-chip EEPROM. In either mode, the host can update any device configuration after the device enables the host interface and the host writes a sequence that updates the device registers. Once the device configuration is set, the host can also write to the on-chip EEPROM for a new set of powerup defaults based on the configuration pin settings in the soft pin configuration mode. A system may transition a device from hard pin mode to soft pin mode by changing the state of the HW_SW_CTRL pin and then triggering a device power cycling via the PDN pin. In reset mode, the device disables the outputs so that unwanted sporadic activity associated with device initialization does not appear on the device outputs. Table 2 lists the functionality of the GPIO[5:0] pins during hard pin and soft pin modes.

Feature Description (continued)

Figure 41. LMK03328 Simplified Programming Flow

Table 2. GPIO Pin Mapping for Hard Pin Mode and Soft Pin Mode

PIN NAME	HARD PIN MODE		SOFT PIN MODE	
	FUNCTION	STATE	FUNCTION	STATE
GPIO0	ROM page select for hard pin mode	2	Output synchronization (active low)	2
GPIO1		2	I^{2}C slave address LSB select	3
GPIO2		2	EEPROM page select for soft pin mode or register default mode	3
GPIO3		2		3
GPIO4		2	Frequency margining enable	2
GPIO5		2	Frequency margining offset select	8

10.3.2.1 Hard Pin Mode (HW_SW_CTRL = 1)

In this mode, the GPIO[5:0] pins allow hardware pin configuration of the PLL synthesizer, its input clock selection and output frequency and type selection. I^{2}C is still enabled and the LSB of device address is set to 0x0. The GPIO pins are 2-state and are sampled/latched at POR and the combination selects one of 64 page settings that are predefined in on-chip ROM. In this mode, automatic output divider and PLL post divider synchronization is performed on power-up or upon toggling PDN. Table 15, Table 16, Table 17, Table 18 and Table 19 show the pre-defined ROM configurations according to the GPIO[5:0] pin settings.

Following are the blocks that are configured by the GPIO[5:0] pins.

10.3.2.1.1 PLL Blocks

Sets the PLL synthesizer frequency and loop bandwidth by configuring registers related to the PLL dividers, input frequency doubler, and PLL power-down.

10.3.2.1.2 Output Buffer Auto Mute

When an output MUX's selected source is invalid (e.g. the PLL is unlocked or selected reference input is not present), the individual output mute controls will determine output mute state per the ROM default settings (CH_x_MUTE=0x1, CHx_MUTE_LVL=0x3):

1. In differential mode, the positive output node is driven to the internal regulator output voltage rail (when AC coupled to load) and the negative output node is driven to the GND rail.
2. In LVCMOS mode, we will be assuming a DC connection to the receiver, so the output in a "mute" condition will be forced LOW.

10.3.2.1.3 Input Block

Sets the input type for primary and secondary inputs, selects input MUX type for each PLL and selects R divider values for primary input to each input MUX.

10.3.2.1.4 Channel Mux

Controls the channel mux selection for each channel.

10.3.2.1.5 Output Divider

Sets the 8-bit output divide value for each channel (/1 to /256)

10.3.2.1.6 Output Driver Format

Selects the output format for each driver pair, or disable channel.

10.3.2.1.7 Status MUX, Divider and Slew Rate

Selects the status pins as either 3.3 V LVCMOS PLL clock outputs or status outputs. When configured as LVCMOS clock outputs, selects divider values and rise/fall time settings.

10.3.2.2 Soft Pin Programming Mode (HW_SW_CTRL = 0)

In this mode, I^{2}C is enabled and GPIO[3:2] are purposed as 3-state pins (tied to VDD_DIG, GND or V$_{IM}$) and used to select one of 6 EEPROM pages and one register default setting (2 of 9 states are invalid). GPIO[0] is also purposed as a 2-state output synchronization (active-low SYNCN) function, GPIO[1] is now purposed as a 3-state I^{2}C address function to change last 2 bits of I^{2}C address (ADD; 0x0 is GND, 0x1 is V$_{IM}$, and 0x3 is VDD_DIG). GPIO[5] is purposed as a multi state input for the MARGIN function and GPIO[4] is purposed as an input that enables or disables hardware margining. The GPIO pins are sampled/latched at POR.

> **NOTE**
>
> No software reset or power cycling should occur during EEPROM programming or else it will be corrupted. Please refer to the "Interface and Control" section for more details on the EEPROM programming.

GPIO[3:2] allows hardware pin configuration for the PLL synthesizers, their respective input clock selection modes, the crystal input frequency margining option, all output channel blocks, comprised of channel muxes, dividers, and output drivers. The GPIO inputs[3:2] are sampled and latched at power-on/reset (POR), and selects one of 6 EEPROM pages, which are custom-programmable. When GPIO[3:2] are left floating, EEPROM is not used and the hardware register default settings are loaded. Table 10, Table 11, Table 12, Table 13 and Table 14 show the pre-defined EEPROM configurations according to the GPIO[3:2] pin settings.

Below is a brief overview of each block's register settings configured by the GPIO[3:2] pin modes.

10.3.2.2.1 Device Config Space

8-b for unique identifier programmed to EEPROM that can be used to distinguish between each EEPROM page.

10.3.2.2.2 PLL Blocks

Sets the PLL synthesizer frequency and loop bandwidth by configuring registers related to the PLL dividers, input frequency doubler, and PLL power-down.

10.3.2.2.3 Output Buffer Auto Mute

When an output MUX's selected source is invalid (e.g. the PLL is unlocked or selected reference input is not present), the individual output mute controls will determine output mute state per the EEPROM default settings (CH_x_MUTE=0x1, CHx_MUTE_LVL=0x3):

1. In differential mode, the positive output node is driven to the internal regulator output voltage rail (when AC coupled to load) and the negative output node is driven to the GND rail.
2. In LVCMOS mode, we will be assuming a DC connection to the receiver, so the output in a "mute" condition will be forced LOW.

10.3.2.2.4 Input Block

Sets the input type for primary and secondary inputs, selects input MUX type for each PLL and selects R divider values for primary input to each input MUX.

10.3.2.2.5 Channel Mux

Controls the channel mux selection for each channel.

10.3.2.2.6 Output Divider

Sets the 8-bit output divide value for each channel (/1 to /256)

10.3.2.2.7 Output Driver Format

Selects the output format for each driver pair, or disable channel.

10.3.2.2.8 Status MUX, Divider and Slew Rate

Selects the status pins as either 3.3 V LVCMOS PLL clock outputs or status outputs. When configured as LVCMOS clock outputs, selects divider values and rise/fall time settings.

10.3.2.3 Register File Reference Convention

Figure 42 shows the method that this document employs to refer to an individual register bit or a grouping of register bits. If a drawing or text references an individual bit the format is to specify the register number first and the bit number second. The LMK03328 contains 124 registers that are 8 bits wide. The register addresses and the bit positions both begin with the number zero (0). A period separates the register address and bit address. The first bit in the register file is address 'R0.0' meaning that it is located in Register 0 and is bit position 0. The last bit in the register file is address 'R31.7' referring to the 8th bit of register address 31 (the 32nd register in the device). Figure 42 lists specific bit positions as a number contained within a box. A box with the register address encloses the group of boxes that represent the bits relevant to the specific device circuitry in context.

Figure 42. LMK03328 Register Reference Format

10.4 Device Functional Modes

The 2 PLLs in LMK03328 can be configured to accommodate various input and output frequencies either through I²C programming interface or in the absence of programming, the PLL can be configured by the ROM page, EEPROM page, or register default settings selected through the control pins. The PLLs can be configured by setting each's Smart Input MUX, Reference Divider, PLL Loop Filter, Feedback Divider, Prescaler Divider and Output Dividers.

For each PLL to operate in closed loop mode, the following condition in Equation 1 has to be met when using primary input or secondary input for the reference clock (F_{REF}).

$$F_{VCO} = (F_{REF}/R) \times D \times [(INT + NUM/DEN)/M]$$

where

- F_{VCO}: PLL/VCO Frequency
- F_{REF}: Frequency of selected reference input clock
- D: PLL input frequency doubler, 1=Disabled, 2=Enabled
- INT: PLL feedback divider integer value (12 bits, 1 to 4095)
- NUM: PLL feedback divider fractional numerator value (22 bits, 0 to 4194303)
- DEN: PLL feedback divider fractional denominator value (22 bits, 1 to 4194303)
- R: Primary reference divider value (3 bits, 1 to 8); R = 1 for secondary reference
- M: PLL reference input divider value (5 bits, 1 to 32)   (1)

The output frequency is related to the PLL/VCO frequency or the reference input frequency (based on the output MUX selection) as given in the following equations.

$$F_{OUT} = F_{REF} \text{ when reference input clock selected by OUTMUX} \tag{2}$$

$$F_{OUT} = F_{VCO} / (P \times OUTDIV) \text{ when PLL is selected by OUTMUX}$$

where

- OUTDIV: Output divider value (8 bits, 1 to 256)
- P: PLL post-divider value (2, 3, 4, 5, 6, 7, 8)   (3)

10.4.1 Smart Input MUX

Each PLL has a dedicated Smart Input MUX. The input selection mode per PLL can be configured using the 3-state REFSEL pin or programmed via I²C. The Smart Input MUX supports auto switching and manual switching using control pin (or through register). The Smart Input MUX is designed such that glitches created during switching in both auto and manual modes are suppressed at the MUX output.

In the automatic mode, the frequencies of both primary (PRIREF) and secondary (SECREF) input clocks have to be within 2000 ppm. The phase of the input clocks can be any. In order to minimize phase jump at the output, it is recommended to set very low PLL loop bandwidth, set R29.7 = 1, R51.7 = 1 and those outputs that are not be muted should have its respective mute bypass bit in R20 and R21 be set to 0x0 in order to ensure that these outputs are available during an input switchover event. In the case the primary reference is detected to be unavailable, the input MUX automatically switches from the primary reference to the secondary reference. When primary reference is detected to be available again, the input MUX switches back to the primary reference. When both primary and secondary references are detected as unavailable, the input MUX waits on secondary reference until either the primary or the secondary reference is detected as available again. In the case where both the primary and secondary reference inputs are detected as unavailable, LOS is active and the PLL outputs are automatically disabled. The timing diagram of an auto switch at the input MUX is shown in Figure 43.

Figure 43. Smart Input MUX Auto switch Mode Timing Diagram

Device Functional Modes (continued)

R50[3-0] are the register bits that control the smart input MUX for PLL2 and PLL1 respectively and can be programmed through I²C. Table 3 shows the input clock selection options for both PLLs that are supported via I²C programming and REFSEL pin.

Table 3. Input Clock Selection via I²C Programming or REFSEL Pin

R50.3 / R50.1	R50.2 / R50.0	REFSEL	MODE	PLL REFERENCE
0	0	X	Automatic	PLL1 and/or PLL2 prefers primary
0	1	0	Manual	PLL1 selects primary, PLL2 select secondary
0	1	V_{IM}	Manual	PLL1 prefers primary, PLL2 selects secondary
0	1	1	Automatic	PLL1 and PLL2 prefers primary
1	0	X	Manual	PLL1 and/or PLL2 selects primary
1	1	X	Manual	PLL1 and/or PLL2 selects secondary

For those applications that require device startup from a crystal on the secondary input and then do a one-time only switchover to the primary input once available and when auto switch on the PLLs' smart MUXes are enabled, R51.2 can be set to 0 which automatically disables the secondary crystal input path after switchover to the primary input is complete. This removes coupling between the primary and secondary inputs and prevents input crosstalk components from appearing at the outputs. However, if the auto switch between primary and secondary is desired at any point of normal device operation, R51.2 should be set to 1, PLL should be set to a very low loop bandwidth, and R20, R21 and R22 should be set to 0x0 in order to ensure minimal phase hit once PLLs are relocked after switchover to either primary or secondary inputs. Figure 44 shows flowchart of events triggered when R51.2 is set to 1 or 0.

Figure 44. Flowchart Describing Events when R51.2 is Set to 0 or 1

10.4.2 Universal Input Buffer (PRI_REF, SEC_REF)

The primary reference can support differential or single ended clocks. The secondary reference can support differential or single ended clocks or crystal. The differential input buffers on both primary and secondary support internal 50 Ω to ground or 100 Ω termination between P and N followed by on-chip AC coupling capacitors to internal self-biased circuitry. Internal biasing is offered before the on-chip AC coupling capacitors when the clock inputs are AC coupled externally and this is enabled by setting R29.0 = 1 (for primary reference) or R29.1 = 1 (for secondary reference). When the clock inputs are DC coupled, the internal biasing before the on-chip AC coupling capacitors is disabled by settings R29.0 = 0 (for primary reference) or R29.1 = 0 (for secondary reference). Figure 45 shows the differential input buffer termination options implemented on both primary and secondary and the switches (SWLVDS, SWHCSL, SWAC) are controlled by R29[5-0]. Table 4 shows the primary and secondary buffer configuration matrix for LVPECL, CML, LVDS, HCSL and LVCMOS inputs.

Figure 45. Differential Input Buffer Termination Options on Primary and Secondary Reference

Table 4. Input Buffer Configuration Matrix on Primary and/or Secondary Reference[1]

R50.5 / R50.7	R50.4 / R50.6	R29.4 / R29.5	R29.2 / R29.3	R29.0 / R29.1	MODE	EXTERNAL COUPLING	TERMINATION	BIASING
0	1	0	1	1	HCSL	AC	Internal	Internal
0	1	0	1	1	LVDS	AC	Internal	Internal
0	1	0	1	1	LVPECL	AC	Internal	Internal
0	1	0	1	1	CML	AC	Internal	Internal
0	1	1	0	0	HCSL	DC	Internal	External
0	1	0	1	0	LVDS	DC	Internal	External
0	1	0	0	0	LVPECL	DC	External	External
0	1	0	0	0	CML	DC	External	External
0	0	0	0	0	LVCMOS	DC	N/A	N/A

(1) When termination is set to External, internal on-chip termination of LMK03328 should be disabled.

The following figures show recommendations for interfacing LMK03328's primary or secondary inputs with LVCMOS, LVPECL, LVDS, CML and HCSL drivers respectively.

NOTE

The secondary reference accepts up to 2.6 V max swing when LVCMOS input option is selected.

Figure 46. Interfacing LMK03328 Primary Input with 3.3-V LVCMOS Signal

Figure 47. bgInterfacing LMK03328 Secondary Input with 3.3-V LVCMOS Signal

Figure 48. DC Coupling LMK03328 Inputs with LVPECL Signal

Figure 49. DC Coupling LMK03328 Inputs with LVDS Signal

Figure 50. DC Coupling LMK03328 Inputs with CML Signal

Figure 51. DC Coupling LMK03328 Inputs with HCSL Signal

Figure 52. AC Coupling LMK03328 Inputs with LVPECL Signal

Figure 53. AC Coupling LMK03328 Inputs with LVDS Signal

Figure 54. AC Coupling LMK03328 Inputs with CML Signal

Figure 55. AC Coupling LMK03328 Inputs with HCSL Signal

10.4.3 Crystal Input Interface (SEC_REF)

The LMK03328 implements an input crystal oscillator circuitry, known as the Pierce oscillator and is shown in Figure 56. It is enabled when R50.7, R50.6, and R29.1 are set to 1, 0 and 1 respectively. The crystal oscillator circuitry includes programmable on-chip capacitances on each leg of the crystal and a damping resistor intended to minimize overdriven condition of the crystal. The recommended oscillation mode of operation for the input crystal is fundamental mode and the recommended type of circuit for the crystal is parallel resonance with low or high pullability. When the secondary reference is set to crystal input, a crystal must be populated and connected to the SECREF_P and SECREF_N pins.

A crystal's load capacitance refers to all capacitances in the oscillator feedback loop. It is equal to the amount of capacitance seen between the terminals of the crystal in the circuit. For parallel resonant mode circuits, the correct load capacitance is necessary to ensure the oscillation of the crystal within the expected parameters. The LMK03328 has been characterized with 9 pF parallel resonant crystals with maximum motional resistance of 30 Ω and maximum drive level of 300 μW.

The normalized frequency error of the crystal, due to load capacitance mismatch, can be calculated as:

$$\frac{\Delta f}{f} = \frac{C_S}{2(C_{L,R} + C_0)} - \frac{C_S}{2(C_{L,A} + C_0)}$$

where

- C_S is the motional capacitance of the crystal
- C_0 is the shunt capacitance of the crystal
- $C_{L,R}$ is the rated load capacitance for the crystal
- $C_{L,A}$ is the actual load capacitance in the implemented PCB for the crystal
- Δf is the frequency error of the crystal
- f is the rated frequency of the crystal. (4)

The first 3 parameters can be obtained from the crystal vendor.

Figure 56. Crystal Input Interface on Secondary Reference

If reducing frequency error of the crystal is of utmost improtance, a crystal with low pullability should be used. If frequency margining or frequency spiking is desired, a crystal with high pullability should be used to ensure that the desired frequency offset is added to the nominal oscillation frequency. A total of ±50 ppm pulling range is obtained with a crystal whose ratio of shunt capacitance to motional capacitance (C_0/C_1) is no more than 250.

The programmable capacitors on LMK03328 can be tuned from 14 pF to 24 pF in steps of 14 fF using either an analog voltage on GPIO5 in soft pin mode or via I^2C in soft pin or hard pin mode. When using crystals with low pullability, preferred method is to program R86.3 = 1, R86.2 = 0, and program the appropriate binary code to R104 and R105, in this exact order, that sets the required on-chip load capacitance for least frequency error. GPIO4 pin should be tied to VDD and GPIO5 pin should be floating when device is operating in soft pin mode. Table 4 shows the binary code for on-chip load capacitance on each leg of crystal.

When using crystals with high pullability, same method as above can be repeated for setting a fixed frequency offset to the nominal oscillation frequency according to Equation 4. In case of a closed loop system where the crystal frequency can be dynamically changed based on a control signal, the LMK03328 should operate in soft pin mode and R86.3 should be programmed to 0 and R86.2 should be programmed to 1. The GPIO5 pin is now configured as an 8-level input with a full scale range of 0 V to 1.8 V and every 200 mV corresponds to a frequency change, according to Equation 4. There are three possibilities to enable margining feature with GPIO5:

- Programming R86.3 = 0 and R86.2 = 1. In this case, status of GPIO4 pin is ignored.
- When R86.3 = 0 and R86.2 = 0 is programmed, GPIO4 should be tied to GND. Tying GPIO4 to VDD disables GPIO5 for margining purposes and R94 and R95 determine the on-chip load capacitance for the crystal. If any frequency offset is desired at the output, the appropriate binary code should be programmed to R94 and R95.
- When R86.3 = 1 and R86.2 = 0 is programmed, GPIO4 should be tied to GND. Tying GPIO4 to VDD disables GPIO5 for margining purposes and R104 and R105 determine the on-chip load capacitance for the crystal. If any frequency offset is desired at the output, the appropriate binary code should be programmed to R104 and R105.

There are two possibilities to drive the GPIO5 pin:

- The first method is to achieve the desired voltage between 0V to 1.8V according to *Analog Input Characteristics (GPIO[5])*. The pulldown resistor value sets the voltage on GPIO[5] pin that falls within one of eight settings whose pre-programmed on-chip crystal load capacitances are set by R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100, R101, R102 and R103.
- The second method is using a low-pass filtered PWM signal to drive the 8-level GPIO5 pin as shown in Figure 57. The PWM signal could be generated from the frequency difference between a highly stable TCXO and the output of LMK03328 that is provided as a feedback into the GPIO5 pin and used to adjust the on-chip load capacitance on the crystal input in order to reduce frequency errors from the crystal. This is a quick alternative that produces a frequency error at the LMK03328's output and could be acceptable to any application when compared to a full-characterization with a chosen crystal to understand the exact load pulling required to minimize frequency error at the LMK03328's output. More details on frequency margining are provided in the "Application Information" section.

Figure 57. Crystal Load Capacitance Compensation Using PWM Signal

The incremental load capacitance for each step should be programmed to R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100, R101, R102, and R103 according to the chosen crystal's trim sensitivity specifications. The least significant bit programmed to any of the XO offset register corresponds to a load capacitance delta of about 0.02 pF on the crystal input pins.

Good layout practices are fundamental to the correct operation and reliability of the oscillator. It is critical to locate the crystal components very close to the SECREF_P and SECREF_N pins to minimize routing distances. Long traces in the oscillator circuit are a very common source of problems. Don't route other signals across the oscillator circuit, and make sure power and high-frequency traces are routed as far away as possible to avoid crosstalk and noise coupling. If drive level of the crystal should be reduced, a damping resistor (less than 500 Ω) should be accommodated in the layout between the crystal leg and SECREF_P pin. Vias in the oscillator circuit are recommended primarily for connections to the ground plane. Don't share ground connections; instead, make a separate connection to ground for each component that requires grounding. If possible, place multiple vias in parallel for each connection to the ground plane. The layout must be designed to minimize stray capacitance across the crystal to less than 2 pF total under all circumstances to ensure proper crystal oscillation.

10.4.4 Reference Doubler

The primary and secondary references each have a frequency doubler that can be enabled by programming R57.4 = 1 for the primary reference and R72.4 = 1 for the secondary reference. Enabling the doubler allows a higher comparison frequency for the PLL and would result in a 3 dB reduction in the in-band phase noise of the LMK03328's outputs. However, enabling the doubler poses the requirement of less than 0.5% duty cycle distortion of its reference input to minimize high spurious signals in the LMK03328's outputs. If the reference input duty cycle is requirement is not met, each PLL's higher order loop filter components (R3 and C3) can be utilized to suppress the reference input spurs.

10.4.5 Reference Divider (R)

The reference (R) divider is a continuous 3-b counter that is present on the primary reference before the smart input MUX of each PLL. The output of the R divider sets the input frequency for the smart input MUX and the auto switch capability of the smart input MUX can then be employed as long as the secondary input frequency is no more than 2000 ppm different from the output of the R divider, which is programmed in R52 for PLL1 and R54 for PLL2.

10.4.6 Input Divider (M)

The input (M) divider is a continuous 5-b counter that is present after the smart input MUX of each PLL. The output of the M divider sets the PFD frequency to the PLL and should be in the range of 1 MHz to 150 MHz. The M divider is programmed in R53 for PLL1 and R55 for PLL2.

10.4.7 Feedback Divider (N)

The N divider of each PLL includes fractional compensation and can achieve any fractional denominator (DEN) from 1 to 4,194,303. The integer portion, INT, is the whole part of the N divider value and the fractional portion, NUM / DEN, is the remaining fraction. N, NUM, and DEN are programmed in R58, R59, R60, R61, R62, R63, R64, and R65 for PLL1 and in R73, R74, R75, R76, R77, R78, R79, and R80 for PLL2. The total programmed N divider value, N, is determined by: N = INT + NUM / DEN. The output of the N divider sets the PFD frequency to the PLL and should be in the range of 1 MHz to 150 MHz.

10.4.8 Phase Frequency Detector (PFD)

The PFD of each PLL takes inputs from the input divider output and the feedback divider output and produces an output that is dependent on the phase and frequency difference between the two inputs. The allowable range of frequencies at the inputs of the PFD is from 1 MHz to 150 MHz.

10.4.9 Charge Pump

Each PLL has charge pump slices of 0.4 mA, 0.8 mA, 1.6 mA, or 6.4 mA. These slices can be selected in the following combinations to vary the charge pump current from 0.4 mA to 6.4 mA by programming R57[3-0] for PLL1 and R72[3-0] for PLL2.

10.4.10 Loop Filter

Each PLL supports programmable loop bandwidth from 200Hz to 1 MHz. The loop filter components, R2, C1, R3, C3, can be configured by programming R67, R68, R69 and R70 respectively for PLL1 and R82, R83, R84 and R85 respectively for PLL2. C2 for each PLL is an external component that is added on the LF1 or LF2 pins. When PLL1 and/or PLL2 are configured in the fractional mode, R69.0 and/or R84.0 should be set to 1 respectively and R118[2-0] and/or R132[2-0] should each be set to 0x7 respectively. When PLL1 and/or PLL2 are configured in the integer mode, R69.0 and/or R84.0 should be set to 0 respectively and R118[2-0] and/or R132[2-0] should each be set to 0x3 for second-order (NOTE: R69 and R84 should each be set to 0x0) or 0x7 for third-order respectively. When the PLL1 and/or PLL2's loop bandwidth is desired to be set to 200 Hz, R120.0 and/or R134.0 should be set to 0 respectively. Figure 58 shows the loop filter structure of either PLL.

It is important to set the PLL to best possible bandwidth to minimize output jitter. A high bandwidth (≥ 100 kHz) provides best input signal tracking and is therefore desired with a clean input reference (clock generator mode). A low bandwidth (≤ 1 kHz) is desired if the input signal quality is unknown (jitter cleaner mode). TI provides the WEBENCH Clock Architect that makes it easy to select the right loop filter components.

Figure 58. Loop Filter Structure of PLL1 and PLL2

10.4.11 VCO Calibration

The LMK03328's PLLs each include an LC VCO that is designed using high-Q monolithic inductors to oscillate between 4.8 GHz and 5.4 GHz and has low phase noise characteristics. Each VCO must be calibrated to ensure that the clock outputs deliver optimal phase noise performance. Fundamentally, a VCO calibration establishes an optimal operating point within the tuning range of the VCO. While transparent to the user, the LMK03328 and the host system perform the following steps comprising a VCO calibration sequence:

1. **Normal Operation** - When the LMK03328 is in normal (operational) mode, the state of the power down pin (PDN) is high.

2. **Entering the reset state** - If the user wishes to initialize the selected pin mode default settings (from ROM, EEPROM, or register default) and initiate a VCO calibration sequence, then the host system must place the device in reset via the PDN pin, or via software reset (R12.7) through I²C, or by removing and restoring device power. Pulling the PDN pin low low or setting R12.7 = 0 places the device in the reset state.

3. **Exiting the reset state** – The device calibrates the VCO either by exiting the device reset state or through the device reset command initiated via the host interface. Exiting the reset state occurs automatically after power is applied and/or the system restores the state of the PDN or R12.7 from the low to high state. Exiting the reset state using the PDN pin causes the selected pin mode defaults to be loaded/reloaded into the device register bank. Invoking software reset via R12.7 does not re-initialize the registers; rather, the device retains settings related to the current clock frequency plan. Using this method allows for a VCO calibration for a frequency plan other than the default state (i.e. the device calibrates the VCO based on the settings current register settings). The nominal state of this bit is high. Writing this bit to a low state and then returning it to the high state invokes a device reset without restoring the pin mode.

4. **Device stabilization** – After exiting the reset state as described in Step 3, the device monitors internal voltages and starts a reset timer. Only after internal voltages are at the correct level and the reset time has expired will the device initiate a VCO calibration. This ensures that the device power supplies and reference inputs have stabilized prior to calibrating the VCO.

5. **VCO Calibration** - The LMK03328 calibrates the VCO. During the calibration routine, the device mutes output channels configured with their respective auto-mute control enabled, so that they generate no spurious clock signals. After a successful calibration routine, the PLL will lock the VCO to the selected reference input.

10.4.12 Fractional Circuitry

The delta sigma modulator is a key component of the fractional circuitry and is involved in noise shaping for better phase noise and spurs in the band of interest. The order of the delta sigma modulator is selectable from integer mode to third order and can be programmed in R66[1-0] for PLL1 and in R81[1-0] for PLL2. There are also several dithering modes that are also programmed in R66[3-2] for PLL1 and in R81[3-2] for PLL2.

10.4.12.1 Programmable Dithering Levels

If used appropriately, dithering may be used to reduce sub-fractional spurs, but if used inappropriately, it can actually create spurs and increase phase noise. Table 5 provides guidelines for the use of dithering based on the fractional denominator, after the fraction is reduced to lowest terms.

Table 5. Dithering Recommendations

FRACTION	RECOMMENDATION	COMMENTS
Fractional Numerator = 0	Disable Dithering	This is often the worst case for spurs, and can actually be turned into the best case by disabling dithering. Performance is then similar to integer mode.
Equivalent Denominator < 20	Disable Dithering	These fractions are not well randomized and dithering will likely create phase noise and spurs.
Equivalent denominator is not divisible by 2 or 3	Disable Dithering	There will be no sub-fractional spurs, so dithering is likely not to be very effective.
Equivalent denominator > 200 and is divisible by 2 or 3	Consider Dithering	Dithering may help reduce the sub-fractional spurs, but understand it may degrade the PLL phase noise.

10.4.12.2 Programmable Delta Sigma Modulator Order

The programmable fractional modulator order gives the opportunity to better optimize phase noise and spurs. Theoretically, higher order modulators push out phase noise to farther offsets, as described in Table 6.

Table 6. Delta Sigma Modulator Order Recommendations

ORDER	APPLICATIONS
Integer Mode (Order = 0)	If the fractional numerator is zero, it is best to run the PLL in integer mode to minimize phase noise and spurs.
First Order Modulator	When the equivalent fractional denominator is 6 or less, the first order modulator theoretically has lower phase noise and spurs, so it always makes sense in these situations. When the fractional denoninator is between 6 and about 20, consider using the first order modulator because the spurs might be far enough outside the loop bandwidth that they will be filtered. The first order modulator also does not create any sub-fractional spurs or phase noise.
Second and Third Order Modulator	The choice between 2nd and 3rd order modulator tends to be a little more application specific. If the fractional denominator is not divisible by 3, then the second and third order modulators will have spurs in the same offsets, so the third is generally better for spurs. However, if stronger levels of dithering is used, the third order modulator will create more close-in phase noise than the second order modulator.

Figure 59 and Figure 60 give an idea of the theoretical impact of the delta sigma modulator order on the shaping of the phase noise and spurs. In terms of phase noise, this is what one would theoretically expect if strong dithering was used for a well-randomized fraction. Dithering can be set to different levels or even disabled and the noise can be eliminated. In terms of spurs, they can change based on fraction, but they will theoretically pushed out to higher phase detector frequencies. However, one must be aware that these are just THEORETICAL graphs and for offsets that are less than 5% of the phase detector frequency, other factors can impact the noise and spurs. In Figure 59, the curves all cross at 1/6th of the phase detector frequency and that this transfer function peaks at half of the phase detector frequency, which is assumed to be well outside the loop bandwidth. Figure 60 shows the impact of the phase detector frequency on the modulator noise.

Figure 59. Theoretical Delta Sigma Noise Shaping for a 100 MHz Phase Detector Frequency

Figure 60. Theoretical Delta Sigma Noise Shaping for 3rd Order Modulator

10.4.13 Post Divider

Each PLL has a post divider that supports divide-by 2, 3, 4, 5, 6, 7, 8 from the VCO frequency and distributed to the output section by programming R56[4-2] for PLL1 and R71[4-2] for PLL2.

10.4.14 High speed Output MUX

The output section is made up of six high speed output MUX's. The first two MUX's are able to each select between the divided PLL1 and PLL2 clocks by programming R31.7 and R34.7. One MUX distributes to outputs 0, 1 and the other MUX distributes to outputs 2, 3. The remaining four output MUX's are able to each select between primary reference, secondary reference or the divided PLL1 or PLL2 clocks by programming R37[7-6], R39[7-6], R41[7-6], and R43[7-6]. Each of the four MUX's distributes individually to outputs 4, 5, 6, 7. When reference doubler is enabled and any output MUX selects that reference input, the output frequency will be the same as the reference frequency (non-doubled) but the output phase could be the same or complementary of the reference input.

10.4.15 High speed Output Divider

There are six high speed output dividers and each supports divide values of 1 to 256. Outputs 0 and 1 share an output divider, as well as outputs 2 and 3. Outputs 4, 5, 6, 7 have their own individual output dividers. The divide values are programmed in R33, R36, R38, R40, R42, and R44. These output dividers also support coarse frequency margining for all output divide values greater than 8 and can be enabled on any output channel by setting the appropriate bit in R24 to a 1. In such a use case, a dynamic change in the output divider value via I^{2}C ensures that there are no glitches at the output irrespective of when the change is initiated. Depending on the VCO frequency and output divide values, as low as a 5% change can be initiated in the output frequency. An example case of coarse frequency margining on an output is shown in Figure 61.

Figure 61. Simplified Diagram for Coarse Frequency Margining

10.4.16 High speed Clock Outputs

Each output can be configured as AC-LVPECL, AC-LVDS, AC-CML, HCSL or LVCMOS by programming R31, R32, R34, R35, R37, R39, R41, and R43. Each output has the option to be muted or not, in case the source from which it is derived becomes invalid, by programming R22. An invalid source could be a primary or secondary reference that is no longer present or any PLL that is unlocked. When outputs are to be muted, R20 and R21 should each be programmed to 0xFF. Outputs 0 and 1 share an output supply (VDDO_01), as well as outputs 2

and 3 (VDDO_23). Outputs 4, 5, 6, 7 have individual output supplies (VDDO_4, VDDO_5, VDDO_6, VDDO_7). Each output supply can be independently set to 1.8 V, 2.5 V or 3.3 V. When a particular output is desired to be disabled, the bits [5:0] in the corresponding output control register (R31, R32, R34, R35, R37, R39, R41 or R43) should be set to 0x00. If any of outputs 4, 5, 6, and 7 and their output dividers are disabled; their corresponding supplies can be connected to GND.

The AC-LVDS, AC-CML, and AC-LVPECL output structure is given in Figure 62 where the tail currents can be programmed to either 4 mA, 6 mA, or 8 mA to generate output voltage swings that are compatible with LVDS, CML or LVPECL respectively. Since this output structure is GND referenced, the output supplies can be operated from 1.8 V, 2.5 V or 3.3 V and offer lower power dissipation compared to traditional LVDS, CML, or LVPECL structures without any impact on jitter performance or other AC or DC specifications. Interfacing to LVDS, CML or LVPECL receivers are done with just an external AC-coupling capacitor for each output. No source termination is needed since the on-chip termination is automatically enabled when selecting AC-LVDS, AC-CML, or AC-LVPECL for good impedance matching to 50 Ω interconnects.

Figure 62. Structure of AC-LVDS, AC-CML, and AC-LVPECL Output Stage

The HCSL output structure is open drain and can be direct coupled or AC coupled to HCSL receivers with appropriate termination scheme. This output strcture supports either on-chip 50 Ω termination or off-chip 50 Ω termination. The on-chip 50 Ω termination is provided primarily for convenience when driving short traces. In the case of driving long traces possibly through a connector, the on-chip termination should be disabled and a 50 Ω to GND termination at the receiver should be implemented. The output supplies can be operated from 1.8 V, 2.5 V or 3.3 V without any impact on jitter performance or other AC or DC specifications.

The LVCMOS outputs on each side (P and N) can be configured individually to be complementary or in-phase or can be turned off (high output impedance). The output supplies need to be operated from 1.8 V only. In case 3.3-V LVCMOS outputs are needed, STATUS1 and/or STATUS0 can be configured as 3.3-V LVCMOS outputs.

The following figures show recommendations for interfacing between LMK03328's high speed clock outputs and LVCMOS, LVPECL, LVDS, CML, and HCSL receivers respectively.

NOTE

If 1.8-V LVCMOS signal from the high speed clock outputs are desired to be interfaced with a 3.3-V LVCMOS receiver, a level shifter like LSF0101 should be used to convert the 1.8-V LVCMOS signal to a 3.3-V LVCMOS signal.

Figure 63. Interfacing LMK03328's 1.8-V LVCMOS Output with 1.8-V LVCMOS Receiver

Figure 64. Interfacing LMK03328's 1.8-V LVCMOS Output with 3.3-V LVCMOS Receiver

Figure 65. Interfacing LMK03328's AC-LVPECL Output with LVPECL Receiver

Figure 66. Interfacing LMK03328's AC-LVDS Output with LVDS Receiver

Figure 67. Interfacing LMK03328's AC-CML Output with CML Receiver

Figure 68. Interfacing LMK03328's Output with HCSL Receiver

10.4.17 Output Synchronization

All output dividers and PLL post dividers can be synchronized using the active-low SYNCN signal. This signal can come from the GPIO0 pin (in soft pin mode only) or from R12.6. The most common way to execute the output synchronization is to toggle the GPIO0 pin. When R56.1 and/or R71.1 are set to 1, to enable synchronization of outputs that are derived from PLL1 and/or PLL2, and GPIO0 pin is asserted ($V_{GPIO0} \leq V_{IL}$), the corresponding output driver(s) are muted and divider is reset.

NOTE

Output-to-output skew specification can only be assured when PLL post divider is greater than 2 and after an output synchronization event.

The latency to reset VCO divider is a sum of

1. 2 to 3 negative edge of output clock cycles of the largest divided value + "x" nano seconds of asynchronous delay + 2 to 3 VCO clock cycle.
2. If SYNCN happens after rising but before negative edge, sync delay is less 3 clock cycle and closer to 2 clock cycle.
3. The latency is deterministic and its variation is no more than 1 VCO clock cycle and an example scenario is illustrated in Figure 62.

Table 7. Output Channel Synchronization

GPIO0 / R12.6	OUTPUT DIVIDER AND DRIVER STATE
0	Output driver(s) is tri stated and divider is reset
1	Normal output driver/divider operation as configured

Minimum SYNCN pulse width = 3 negative clock edge of slowest output clock cycle + "x" nano second of prop delay + 3 VCO clock cycle. The synchronization feature is particularly helpful in systems with multiple LMK03328 devices. If SYNCN is released simultaneously for all devices, the total remaining output delay variation is ±1 VCO clock cycles for all devices configured to identical output mux settings. Output enable/disable events are synchronous to minimize glitch/runt pulses. In Soft Pin Mode, the SYNCN control can also be used to disable any outputs to prevent output clocks from being distributed to down stream devices, such as DSPs or FPGAs, until they are configured and ready to accept the incoming clock.

Figure 69. SYNCN to Output Delay Variation

10.4.18 Status Outputs

The device vitals such as input signal quality, smart mux input selection, PLL1 and PLL2 loss of lock can be monitored by reading device registers or by monitoring the status pins, STATUS1 and STATUS0. R27 and R28 allow customizing which of the vitals are mapped out to these two pins. Table 7 lists the events that can be mapped to each status pin and which can also be read in the register space. The polarity of the events mapped to the status pins can be selected by programming R15.

A logic-high interrupt output (INTR) can also be selected on either status pins to indicate interrupt status from any of the device vitals listed in R16. In order to use this feature, R17.0 should be set to 1 and the interrupts listed in R16 can be combined in an AND or OR functionality by programming R17.1. If interrupts stemming from particular device vitals are to be ignored, the appropriate bits in R14 should be programmed as needed. The contents of R16 can be read back at any time irrespective of whether the INTR function is chosen in either status pins as long as R17.0 = 1 and the contents of R16 are self-cleared once the readback is complete. There also exists a "real-time" interrupt register, R13, which indicate interrupt status from the device vitals irrespective of the state of R17.0. The contents of R13 can be also read back at any time and are self-cleared once the readback is complete.

10.4.18.1 Loss of Reference

The primary and secondary references can be monitored for their input signal quality and appropriate register bits and status outputs, if enabled, are flagged if a "loss of signal" event is encountered. For differential inputs, a "loss of signal" event occurs when the differential input swing is lower than the threshold as programmed in R25[3-2] for secondary reference and in R25[1-0] for primary reference. For LVCMOS inputs, a "loss of signal" event can be triggered based on either a minimum threshold, programmed in R25[3-2] for secondary reference and in R25[1-0] for primary reference, or a minimum slew rate of 0.3 V/ns, rising edge or falling edge or both being monitored based on selections programmed in R25[7-6] for secondary reference and in R25[5-4] for primary reference.

10.4.18.2 Loss of Lock

Each PLL's loss of lock detection circuit is a digital circuit that detects any frequency error, even a single cycle slip. The PLL unlock is detected when a certain number of cycle slips have been exceeded, at which point the counter is reset. If the loss of lock is intended to toggle a system reset, an RC filter on the status output, which is programmed to indicate loss of lock, is recommended to avoid rare cycle slips from triggering an entire system reset.

Table 8. Device Vitals Selection Matrix for STATUS[1:0]

NUMBER	SIGNAL
0	PRIREF Loss of Signal (LOS)
1	SECREF Loss of Signal (LOS)
2	PLL1 Loss of Lock (LOL)
3	PLL1 R Divider, divided by 2 (when R Divider is not bypassed)
4	PLL1 N Divider, divided by 2
5	PLL2 Loss of Lock (LOL)
6	PLL2 R Divider, divided by 2 (when R Divider is not bypassed)
7	PLL2 N Divider, divided by 2
8	PLL1 VCO Calibration Active (CAL)
9	PLL2 VCO Calibration Active (CAL)
10	Interrupt (INTR)
11	PLL1 M Divider, divided by 2 (when M Divider is not bypassed)
12	PLL2 M Divider, divided by 2 (when M Divider is not bypassed)
13	EEPROM Active
14	PLL1 Secondary to Primary Switch in Automatic Mode
15	PLL2 Secondary to Primary Switch in Automatic Mode

When the status pins are programmed as 3.3-V LVCMOS PLL clock outputs with fast output rise/fall time setting, they support up to 200 MHz operation and each output can independently be programmed to different frequencies. Each output has the option to be muted or not, in case the PLL from which it is derived loses lock, by programming R23 and when muted, the output is held at a static state depending on the programmed output type/polarity. in a loss-of-lock event. In order to reduce coupling onto the high speed outputs, the output rise/fall time can be modified in R49 to support slower slew rates.

NOTE
When either status pin is set as a 3.3-V LVCMOS output, there is fairly significant mixing of these output frequencies into the high speed outputs, especially outputs 4, 5, 6, 7. If 3.3-V LVCMOS outputs are desired, proper care should be taken during frequency planning with the LMK03328 to ensure that the outputs, required with low jitter, are selected from either output 0, 1, 2, or 3. For best jitter performance, it is recommended to use both status pins to generate complementary 3.3-V LVCMOS outputs at any time.

10.5 Programming

The host (DSP, Microcontroller, FPGA, etc) configures and monitors the LMK03328 via the I^{2}C port. The host reads and writes to a collection of control/status bits called the register map. The device blocks can be controlled and monitored via a specific grouping of bits located within the register file. The host controls and monitors certain device-wide critical parameters directly via register control/status bits. In the absence of the host, the LMK03328 can be configured to operate in pin-mode either from its on-chip ROM or EEPROM depending on the state of HW_SW_CTRL pin. The EEPROM or ROM arrays are automatically copied to the device registers upon powerup. The user has the flexibility to re-write the contents of EEPROM from the SRAM up to a 100 times but the contents of ROM cannot be re-written.

Within the device registers, there are certain bits that have read/write access. Other bits are read-only (an attempt to write to a read only bit will not change the state of the bit). Certain device registers and bits are reserved meaning that they must not be changed from their default reset state. Figure 70 shows interface and control blocks within LMK03328 and the arrows refer to read access from and write access to the different embedded memories (ROM, EEPROM, SRAM).

Programming (continued)

Figure 70. LMK03328 Interface and Control Block

Programming (continued)

10.5.1 I²C Serial Interface

The I²C port on the LMK03328 works as a slave device and supports both the 100 kHz standard mode and 400 kHz fast mode operations. Fast mode imposes a glitch tolerance requirement on the control signals. Therefore, the input receivers ignore pulses of less than 50 ns duration. The I²C timing is given in *I²C-Compatible Interface Characteristics (SDA, SCL)*[(1)(2)]. The timing diagram is given in Figure 71.

Figure 71. I²C Timing Diagram

In an I²C bus system, the LMK03328 acts as a slave device and is connected to the serial bus (data bus SDA and clock bus SCL). These are accessed via a 7-bit slave address transmitted as part of an I²C packet. Only the device with a matching slave address responds to subsequent I²C commands. In soft pin mode, the LMK03328 allows up to three unique slave devices to occupy the I²C bus based on the pin strapping of GPIO1 (tied to VDD_DIG, GND or V_{IM}). The device slave address is 10101xx (the two LSBs are determined by the GPIO1 pin).

NOTE

The first I²C transaction, after power cycling LMK03328, should be ignored.

During the data transfer through the I²C interface, one clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low. The start data transfer condition is characterized by a high-to-low transition on the SDA line while SCL is high. The stop data transfer condition is characterized by a low-to-high transition on the SDA line while SCL is high. The start and stop conditions are always initiated by the master. Every byte on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit and bytes are sent MSB first. The I²C register structure of the LMK03328 is shown in Figure 72.

Figure 72. I²C Register Structure

(1)   Total capacitive load for each bus line ≤ 400 pF.
(2)   Ensured by design.

Programming (continued)

The acknowledge bit (A) or non-acknowledge bit (A') is the 9th bit attached to any 8-bit data byte and is always generated by the receiver to inform the transmitter that the byte has been received (when A = 0) or not (when A' = 0). A = 0 is done by pulling the SDA line low during the 9th clock pulse and A' = 0 is done by leaving the SDA line high during the 9th clock pulse.

The I^2C master initiates the data transfer by asserting a start condition which initiates a response from all slave devices connected to the serial bus. Based on the 8-bit address byte sent by the master over the SDA line (consisting of the 7-bit slave address (MSB first) and an R/W' bit), the device whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data transfer with the master.

After the data transfer has occurred, stop conditions are established. In write mode, the master asserts a stop condition to end data transfer during the 10th clock pulse following the acknowledge bit for the last data byte from the slave. In read mode, the master receives the last data byte from the slave but does not pull SDA low during the 9th clock pulse. This is known as a non-acknowledge bit. By receiving the non-acknowledge bit, the slave knows the data transfer is finished and enters the idle mode. The master then takes the data line low during the low period before the 10th clock pulse, and high during the 10th clock pulse to assert a stop condition. A generic transation is shown in Figure 73.

Figure 73. Generic Programming Sequence

The LMK03328 I^2C interface supports "Block Register Write/Read", "Read/Write SRAM", and "Read/Write EEPROM" operations. For "Block Register Write/Read" operations, the I^2C master can individually access addressed registers that are made of an 8-bit data byte. The offset of the indexed register is encoded in the register address, as described in Table 9 below. To change the most significant 5 bits of the I^2C slave address from its default value, the EEPROM byte 11 can be re-written with the desired value and R10 provides a read-back of the new slave address.

Table 9. I^2C Slave Address

OPERATING MODE	R10.7	R10.6	R10.5	R10.4	R10.3	R10.2	R10.1
Hard pin	1	0	1	0	0	0	0
Soft pin	1	0	1	0	0	Controlled by GPIO1 state.	
						GPIO1	R10[2-1]
						0	0x0
						V_{IM}	0x1
						1	0x3

10.5.2 Block Register Write

The I^2C "Block Register Write" transaction is illustrated in Figure 74 and consists of the following sequence.
1. Master issues a Start Condition.
2. Master writes the 7-bit Slave Address following by a Write bit.

3. Master writes the 8-bit Register address as the CommandCode of the programming sequence.

4. Master writes one or more data bytes each of which should be acknowledged by the slave. The slave increments the internal register address after each byte.

5. Master issues a Stop Condition to terminate the transaction.

1	7	1	1	8	1
S	Slave Address	Wr	A	CommandCode	A

8	1		8	1	1
Data Byte 0	A	⋯	Data Byte N-1	A	P

Figure 74. "Block Register Write" Programming Sequence

10.5.3 Block Register Read

The I^{2}C "Block Register Read" transaction is illustrated in Figure 75 and consists of the following sequence.

1. Master issues a Start Condition.
2. Master writes the 7-bit Slave Address followed by a Write bit.
3. Master writes the 8-bit Register address as the CommandCode of the programming sequence.
4. Master issues a Repeated Start Condition.
5. Master writes the 7-bit Slave Address following by a Read bit.
6. Slave returns one or more data bytes as long as the Master continues to acknowledge them. The slave increments the internal register address after each byte.
7. Master issues a Stop Condition to terminate the transaction.

1	7	1	1	8	1	1	7	1	1
S	Slave Address	Wr	A	CommandCode	A	Sr	Slave Address	Rd	A

8	1		8	1	1
Data Byte 0	A	⋯	Data Byte N-1	A	P

Figure 75. "Block Register Read" Programming Sequence

10.5.4 Write SRAM

The on-chip SRAM is a volatile, shadow memory array used to temporarily store register data, and is intended only for programming the non Volatile EEPROM array with one or more device start-up configuration settings (pages). The SRAM has the identical data format as the EEPROM map. The register configuration data can be transferred to the SRAM array through special memory access registers in the register map.

The SRAM is made up of a base memory array and 6 pages of identical memory arrays. In order to successfully program the SRAM, the complete base array and at least one page should be written.

The following details the programming sequence to transfer the device registers into the appropriate SRAM page.

1. Program the device registers to match a desired setting.
2. Write R145[3:0] with a valid SRAM page (0 to 5) to commit the current register data.
3. Write a 1 to R137.6. This ensures that the device registers are copied to the desired SRAM page.
4. If another device setting is desired to be written to a different SRAM page, repeat steps 1-3 and select an unused SRAM page.

The SRAM can also be written with particular values according to the following programming sequence.

1. Write the most significant 8th bit of the SRAM address in R139.0 and write the least significant 8 bits in R140.
2. Write the desired data byte in R142 in the same I^{2}C transaction and this data byte will be written to the address specified in the step above. Any additional access that is part of the same transaction will cause the SRAM address to be incremented and a write will take place to the next SRAM address. Access to SRAM will terminate at the end of current I^{2}C transaction.
3. Steps 1 and 2 need to be followed to change EEPROM bytes 11 and 12. Byte 11 denotes the I^{2}C slave

address of LMK03328 and Byte 12 denotes an 8-b user space that can be utilized as a device identifier among multiple LMK03328 instances with different EEPROM images.

> **NOTE**
>
> It is possible to increment SRAM address incorrectly when 2 successive accesses are made to R140.

10.5.5 Write EEPROM

The on-chip EEPROM is a non-volatile memory array used to permanently store register data for one or more device start-up configuration settings (pages), which can be selected to initialize registers upon power-up or POR. There are a total of 6 independent EEPROM pages of which each page is selected by the 3-level GPIO[3:2] pins, and each page is comprised of bits shown in the *EEPROM Map*. The transfer must first happen to the corresponding SRAM page and then to the EEPROM page. During "EEPROM write", R137.2 is a 1 and the EEPROM contents cannot be accessed. The following details the programming sequence to transfer the entire contents of SRAM to EEPROM.

1. Make sure the "Write SRAM" procedure (*Write SRAM*) was done to commit the register settings to the SRAM page(s) with start-up configurations intended for programming to the EEPROM array.
2. Write 0xEA to R144. This provides basic protection from inadvertent programming of EEPROM.
3. Write a 1 to R137.0. This programs the entire SRAM contents to EEPROM. Once completed, the contents in R136 will increment by 1. R136 contains the total number of EEPROM programming cycles that are successfully completed.
4. Write 0x00 to R144 to protect against inadvertent programming of EEPROM.
5. If an EEPROM write is unsuccessful, a readback of R137.5 will result in a 1. In this case, the device will not function correctly and will be locked up. To unlock the device for correct operation, a new EEPROM write sequence should be initiated and successfully completed.

10.5.6 Read SRAM

The contents of the SRAM can be read out, one word at a time, starting with that of the requested address. Following details the programming sequence for an SRAM read by address.

1. Write the most significant 9th bit of the SRAM address in R139.0 and write the least significant 8 bits of the SRAM address in R140.
2. The SRAM data located at the address specified in the step above can be obtained by reading R142 in the same I^2C transaction. Any additional access that is part of the same transaction will cause the SRAM address to be incremented and a read will take place of the next SRAM address. Access to SRAM will terminate at the end of current I^2C transaction.

> **NOTE**
>
> It is possible to increment SRAM address incorrectly when 2 successive accesses are made to R140.

10.5.7 Read EEPROM

The contents of the EEPROM can be read out, one word at a time, starting with that of the requested address. Following details the programming sequence for an EEPROM read by address.

1. Write the most significant 9th bit of the EEPROM address in R139.0 and write the least significant 8 bits of the EEPROM address in R140.
2. The EEPROM data located at the address specified in the step above can be obtained by reading R141 in the same I^2C transaction. Any additional access that is part of the same transaction will cause the EEPROM address to be incremented and a read will take place of the next EEPROM address. Access to EEPROM will terminate at the end of current I^2C transaction.

NOTE

It is possible to increment EEPROM address incorrectly when 2 successive accesses are made to R140.

10.5.8 Read ROM

The contents of the ROM can be read out, one word at a time, starting with that of the requested address. Following details the programming sequence of a ROM read by address.

1. Write the most significant 11th, 10th, 9th, and 8th bit of the ROM address in R139[3-0] and write the least significant 8 bits of the ROM address in R140.

2. The ROM data located at the address specified in the step above can be obtained by reading R143 in the same I²C transaction. Any additional access that is part of the same transaction will cause the ROM address to be incremented and a read will take place of the next ROM address. Access to ROM will terminate at the end of current I²C transaction.

10.5.9 Default Device Configurations in EEPROM and ROM

Tables 10-14 show the device default configurations stored in the on-chip EEPROM. Tables 15-19 show the device default configurations stored in the on-chip ROM.

Table 10. Default EEPROM Contents (HW_SW_CTRL = "0") – Input and Status Configuration

GPIO[3:2]	PRI INPUT (MHz)	PRI TYPE	PRI DOUBLER	SEC INPUT (MHz)	SEC TYPE[1]	XO INT LOAD (pF)	SEC DOUBLER	STATUS1 MUX	STATUS0 MUX	STATUS1 PREDIV	STATUS1 DIV	STATUS1 FREQ (MHz)	STATUS1 RISE / FALL TIME (ns)
V_{IM}, V_{IM}	25	LVDS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
00	25	LVCMOS	Enabled	25	XTAL	9	Enabled	(LOL1)'	(LOL2)'	n/a	n/a	n/a	n/a
01	25	LVCMOS	Enabled	25	XTAL	9	Enabled	(LOL1)'	(LOL2)'	n/a	n/a	n/a	n/a
10	25	LVCMOS	Enabled	50	XTAL	9	Disabled	(LOL1)'	(LOR_SEC)'	n/a	n/a	n/a	n/a
11	25	LVCMOS	Enabled	25	XTAL	9	Enabled	(LOL1)'	(LOL2)'	n/a	n/a	n/a	n/a

(1) When secondary reference input is set to XTAL, a crystal must be populated and connected to the SECREF_P and SECREF_N pins.

Table 11. Default EEPROM Contents (HW_SW_CTRL = "0") – PLL1 Configuration[1]

GPIO[3:2]	PLL1 INPUT MUX[2]	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
V_{IM}, V_{IM}	REFSEL	50	Clock Gen Integer	1	1	102	102	0	1	n/a	Disabled	5100	8
00	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	4
01	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
10	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
11	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8

(1) When PLL1 is set as an integer-based clock generator, external loop filter component, C2, should be 3.3 nF and loop bandwidth is around 400 kHz. When PLL1 is set as a fractional-based clock generator, external loop filter component, C2, should be 33 nF and loop bandwidth is around 400 kHz.

(2) Refer to Table 3 when entry is REFSEL.

Table 12. Default EEPROM Contents (HW_SW_CTRL = "0") – PLL2 Configuration[1]

GPIO[3:2]	PLL2 INPUT MUX[2]	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
V_{IM}, V_{IM}	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
00	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
01	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	8
10	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
11	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	8

(1) When PLL2 is set as an integer-based clock generator, external loop filter component, C2, should be 3.3 nF and loop bandwidth is around 400 kHz. When PLL2 is set as a fractional-based clock generator, external loop filter component, C2, should be 33 nF and loop bandwidth is around 400 kHz.
(2) Refer to Table 3 when entry is REFSEL.

Table 13. Default EEPROM Contents (HW_SW_CTRL = "0") – Outputs [0-3] Configuration

GPIO[3:2]	OUT0-1 DIVIDER	OUT0-1 FREQ (MHz)	OUT0-1 MUX SELECT	OUT0 TYPE	OUT1 TYPE	OUT2-3 DIVIDER	OUT2-3 FREQ (MHz)	OUT2-3 MUX SELECT	OUT2 TYPE	OUT3 TYPE
V_{IM}, V_{IM}	2	312.5	PLL2	LVPECL	LVPECL	4	156.5	PLL2	LVPECL	LVPECL
00	4	156.25	PLL2	LVPECL	LVPECL	5	125	PLL2	LVPECL	LVPECL
01	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
10	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
11	4	156.25	PLL1	LVPECL	LVPECL	4	156.25	PLL1	LVPECL	LVPECL

Table 14. Default EEPROM Contents (HW_SW_CTRL = "0") – Outputs [4-7] Configuration

GPIO [3:2]	OUT4 DIV	OUT4 FREQ (MHz)	OUT4 MUX SELECT	OUT4 TYPE	OUT5 DIV	OUT5 FREQ (MHz)	OUT5 MUX SELECT	OUT5 TYPE	OUT6 DIV	OUT6 FREQ (MHz)	OUT6 MUX SELECT	OUT6 TYPE	OUT7 DIV	OUT7 FREQ (MHz)	OUT7 MUX SELECT	OUT7 TYPE
V_{IM}, V_{IM}	3	212.5	PLL1	LVPECL	3	212.5	PLL1	LVPECL	6	106.25	PLL1	LVPECL	6	106.25	PLL1	LVPECL
00	48	25	PLL1	LVPECL	12	100	PLL1	LVPECL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCMOS
01	50	50	PLL2	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCMOS	100	25	PLL2	LVCMOS
10	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL
11	6	100	PLL2	LVPECL	24	25	PLL2	LVPECL	24	25	PLL2	LVPECL	6	100	PLL2	LVPECL

Table 15. Default ROM Contents (HW_SW_CTRL = "1") - Input and Status Configuration

GPIO[5:0] (decimal)	PRI INPUT (MHz)	PRI TYPE	PRI DOUBLER	SEC INPUT (MHz)	SEC TYPE[1]	XO INT LOAD (pF)	SEC DOUBLER	STATUS1 MUX	STATUS0 MUX	STATUS1 PREDIV	STATUS1 DIV	STATUS1 FREQ (MHz)	STATUS1 RISE / FALL TIME (ns)
0	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
1	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
2	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
3	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
4	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
5	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
6	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
7	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
8	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
9	19.2	LVCMOS	Disabled	19.2	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
10	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
11	38.88	LVCMOS	Disabled	38.88	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
12	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
13	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
14	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
15	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	LVCMOS
16	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
17	38.88	LVCMOS	Disabled	38.88	LVCMOS	n/a	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
18	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
19	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
20	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
21	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
22	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
23	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
24	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
25	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
26	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
27	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
28	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
29	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
30	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a

(1) When secondary reference input is set to XTAL, a crystal must be populated and connected to the SECREF_P and SECREF_N pins.

Table 15. Default ROM Contents (HW_SW_CTRL = "1") - Input and Status Configuration (continued)

GPIO[5:0] (decimal)	PRI INPUT (MHz)	PRI TYPE	PRI DOUBLER	SEC INPUT (MHz)	SEC TYPE[1]	XO INT LOAD (pF)	SEC DOUBLER	STATUS1 MUX	STATUS0 MUX	STATUS1 PREDIV	STATUS1 DIV	STATUS1 FREQ (MHz)	STATUS1 RISE / FALL TIME (ns)
31	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
32	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
33	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
34	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
35	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
36	38.88	LVCMOS	Disabled	38.88	LVCMOS	n/a	Disabled	PLL1	LOL1	5	15	66.6666	2.1
37	19.2	LVCMOS	Disabled	19.2	LVCMOS	n/a	Disabled	PLL1	LOL1	5	15	66.6666	2.1
38	25	LVCMOS	Disabled	25	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
39	25	LVCMOS	Disabled	25	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
40	40.96	LVCMOS	Disabled	40.96	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
41	25	LVCMOS	Disabled	25	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
42	40.96	LVCMOS	Disabled	40.96	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
43	25	LVCMOS	Disabled	25	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
44	40.96	LVCMOS	Disabled	40.96	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
45	27	LVCMOS	Disabled	27	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
46	27	LVCMOS	Disabled	27	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
47	25	LVCMOS	Disabled	25	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
48	38.88	LVCMOS	Disabled	38.88	XTAL	9	Disabled	PLL1	LOL1	5	15	66.6666	2.1
49	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
50	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
51	112	LVCMOS	Disabled	38.88	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
52	112	LVCMOS	Disabled	38.88	LVCMOS	n/a	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
53	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
54	38.88	LVCMOS	Disabled	38.88	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
55	38.88	LVCMOS	Disabled	38.88	LVCMOS	n/a	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
56	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
57	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
58	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
59	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
60	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a
61	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOR_SEC	n/a	n/a	n/a	n/a
62	25	LVCMOS	Disabled	25	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a

Table 15. Default ROM Contents (HW_SW_CTRL = "1") - Input and Status Configuration (continued)

GPIO[5:0] (decimal)	PRI INPUT (MHz)	PRI TYPE	PRI DOUBLER	SEC INPUT (MHz)	SEC TYPE[1]	XO INT LOAD (pF)	SEC DOUBLER	STATUS1 MUX	STATUS0 MUX	STATUS1 PREDIV	STATUS1 DIV	STATUS1 FREQ (MHz)	STATUS1 RISE / FALL TIME (ns)
63	38.88	LVCMOS	Disabled	38.88	XTAL	9	Disabled	LOL1	LOL2	n/a	n/a	n/a	n/a

Table 16. Default ROM Contents (HW_SW_CTRL = "1") - PLL1 Configuration[1]

GPIO[5:0] (decimal)	PLL1 INPUT MUX[2]	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
0	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
1	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
2	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
3	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	5
4	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
5	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
6	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
7	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	5
8	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
9	REFSEL	19.2	Clock Gen Fractional	1	1	260.4166664	260	520833	1250000	Third	Enabled	5000	4
10	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
11	REFSEL	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	2
12	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
13	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
14	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
15	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
16	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
17	REFSEL	38.88	Clock Gen Integer	1	1	128	128	0	1	n/a	Disabled	4976.64	8

(1)   When PLL1 is set as an integer-based clock generator, external loop filter component, C2, should be 3.3nF and loop bandwidth is around 400kHz. When PLL1 is set as a fractional-based clock generator, external loop filter component, C2, should be 33nF and loop bandwidth is around 400kHz.
(2)   Refer to Table 3 when entry is REFSEL.

Table 16. Default ROM Contents (HW_SW_CTRL = "1") - PLL1 Configuration[1] (continued)

GPIO[5:0] (decimal)	PLL1 INPUT MUX[2]	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
18	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	4
19	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
20	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
21	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
22	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
23	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
24	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
25	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
26	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
27	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
28	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
29	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
30	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
31	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
32	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
33	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
34	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
35	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
36	REFSEL	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	8

Table 16. Default ROM Contents (HW_SW_CTRL = "1") - PLL1 Configuration[1] (continued)

GPIO[5:0] (decimal)	PLL1 INPUT MUX[2]	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
37	REFSEL	19.2	Clock Gen Fractional	1	1	260.4166664	260	520833	1250000	Third	Enabled	5000	8
38	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
39	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
40	REFSEL	40.96	Clock Gen Fractional	1	1	117.1875	117	750000	4000000	Third	Enabled	4800	4
41	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
42	REFSEL	40.96	Clock Gen Fractional	1	1	122.0703125	122	110592	1572864	Third	Enabled	5000	8
43	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
44	REFSEL	40.96	Clock Gen Fractional	1	1	122.0703125	122	110592	1572864	Third	Enabled	5000	8
45	REFSEL	27	Clock Gen Fractional	1	1	185.1851852	185	655360	3538944	Third	Enabled	5000	5
46	REFSEL	27	Clock Gen Fractional	1	1	184.32	184	1280000	4000000	Third	Enabled	4976.64	8
47	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
48	REFSEL	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	2
49	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	2
50	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
51	SEC	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	8
52	SEC	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	8
53	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	5
54	REFSEL	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	2
55	REFSEL	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	8

Table 16. Default ROM Contents (HW_SW_CTRL = "1") - PLL1 Configuration[1] (continued)

GPIO[5:0] (decimal)	PLL1 INPUT MUX[2]	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
56	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
57	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	4
58	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
59	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
60	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
61	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
62	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
63	REFSEL	38.88	Clock Gen Fractional	1	1	128.600823	128	469393	781250	Third	Enabled	5000	2

Table 17. Default ROM Contents (HW_SW_CTRL = "1") – PLL2 Configuration[1]

GPIO[5:0] (decimal)	PLL2 INPUT MUX[2]	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
0	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
1	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
2	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
3	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
4	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
5	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
6	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
7	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
8	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
9	REFSEL	19.2	Clock Gen Integer	1	1	256	256	0	1	n/a	Disabled	4915.2	8
10	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
11	REFSEL	38.88	Clock Gen Integer	1	1	128	128	0	1	n/a	Disabled	4976.64	8
12	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
13	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
14	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
15	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
16	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
17	REFSEL	38.88	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
18	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
19	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8

(1) When PLL2 is set as an integer-based clock generator, external loop filter component, C2, should be 3.3nF and loop bandwidth is around 400kHz. When PLL2 is set as a fractional-based clock generator, external loop filter component, C2, should be 33nF and loop bandwidth is around 400kHz.
(2) Refer to Table 3 when entry is REFSEL.

Table 17. Default ROM Contents (HW_SW_CTRL = "1") – PLL2 Configuration[1] (continued)

GPIO[5:0] (decimal)	PLL2 INPUT MUX[2]	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
20	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
21	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
22	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
23	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
24	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
25	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
26	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
27	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
28	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
29	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
30	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
31	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
32	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
33	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
34	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
35	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
36	REFSEL	38.88	Clock Gen Fractional	1	1	123.4567901	123	1776000	3888000	Third	Enabled	4800	8
37	REFSEL	19.2	Clock Gen Integer	1	1	250	250	0	1	n/a	Disabled	4800	8
38	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
39	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	4
40	REFSEL	40.96	Clock Gen Fractional	1	1	122.0703125	122	110592	1572864	Third	Enabled	5000	4

Table 17. Default ROM Contents (HW_SW_CTRL = "1") – PLL2 Configuration[1] (continued)

GPIO[5:0] (decimal)	PLL2 INPUT MUX[2]	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
41	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
42	REFSEL	40.96	Clock Gen Fractional	1	1	117.1875	117	600000	3200000	Third	Enabled	4800	8
43	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
44	REFSEL	40.96	Clock Gen Fractional	1	1	117.1875	117	600000	3200000	Third	Enabled	4800	8
45	REFSEL	27	Clock Gen Integer	1	1	198	198	0	1	n/a	Disabled	5346	6
46	REFSEL	27	Clock Gen Integer	1	1	198	198	0	1	n/a	Disabled	5346	6
47	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
48	REFSEL	38.88	Clock Gen Integer	1	1	128	128	0	1	n/a	Disabled	4976.64	8
49	REFSEL	25	Clock Gen Fractional	1	1	199.0656	199	262400	4000000	Third	Enabled	4976.64	8
50	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
51	PRI	112	Clock Gen Fractional	1	1	45.98214286	45	3604480	3670016	Third	Enabled	5150	5
52	PRI	112	Clock Gen Fractional	1	1	44.14285714	44	524288	3670016	Third	Enabled	4944	4
53	REFSEL	25	Clock Gen Fractional	1	1	196.608	196	2432000	4000000	Third	Enabled	4915.2	8
54	REFSEL	38.88	Clock Gen Integer	1	1	128	128	0	1	n/a	Disabled	4976.64	8
55	REFSEL	38.88	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
56	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
57	REFSEL	25	Clock Gen Integer	1	1	200	200	0	1	n/a	Disabled	5000	8
58	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
59	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8

Table 17. Default ROM Contents (HW_SW_CTRL = "1") – PLL2 Configuration[1] (continued)

GPIO[5:0] (decimal)	PLL2 INPUT MUX[2]	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
60	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
61	REFSEL	25	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
62	REFSEL	25	Clock Gen Integer	1	1	192	192	0	1	n/a	Disabled	4800	8
63	REFSEL	38.88	Clock Gen Fractional	1	1	137.721519	137	721519	1000000	Third	Enabled	5354.6127	8

Table 18. Default ROM Contents (HW_SW_CTRL = "1") - Outputs [0-3] Configuration

GPIO[5:0] (decimal)	OUT0-1 DIVIDER	OUT0-1 FREQ (MHz)	OUT0-1 MUX SELECT	OUT0 TYPE	OUT1 TYPE	OUT2-3 DIVIDER	OUT2-3 FREQ (MHz)	OUT2-3 MUX SELECT	OUT2 TYPE	OUT3 TYPE
0	25	25	PLL1	LVCMOS	LVCMOS	25	25	PLL1	LVCMOS	LVCMOS
1	4	156.25	PLL1	LVPECL	LVPECL	25	25	PLL1	LVPECL	LVPECL
2	4	156.25	PLL1	CML	CML	4	156.25	PLL1	LVPECL	LVPECL
3	10	100	PLL1	LVPECL	LVPECL	10	100	PLL1	LVPECL	LVPECL
4	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	HCSL	HCSL
5	16	156.25	PLL1	LVPECL	CML	25	100	PLL2	LVPECL	CML
6	16	156.25	PLL1	LVPECL	CML	25	100	PLL2	LVPECL	CML
7	25	100	PLL1	LVPECL	LVPECL	25	100	PLL1	CML	CML
8	16	156.25	PLL1	LVPECL	Disable	25	100	PLL2	LVPECL	LVPECL
9	5	122.88	PLL2	LVPECL	LVPECL	5	122.88	PLL2	LVDS	LVDS
10	4	156.25	PLL2	LVPECL	Disable	6	100	PLL1	CML	CML
11	16	155.52	PLL2	HCSL	HCSL	16	156.25	PLL1	Disable	HCSL
12	20	125	PLL1	LVPECL	LVPECL	100	25	PLL2	LVPECL	LVPECL
13	16	156.25	PLL1	LVDS	LVDS	20	125	PLL1	LVDS	LVDS
14	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	CML
15	20	125	PLL1	LVPECL	LVPECL	100	25	PLL2	LVPECL	LVPECL
16	4	156.25	PLL2	LVPECL	CML	5	125	PLL2	CML	CML
17	1	622.08	PLL1	LVPECL	Disable	4	155.52	PLL1	LVPECL	LVPECL
18	25	100	PLL2	CML	CML	20	125	PLL1	CML	CML
19	4	156.25	PLL2	LVPECL	LVPECL	5	125	PLL2	LVPECL	LVPECL
20	12	100	PLL1	LVPECL	LVPECL	12	100	PLL1	LVPECL	LVPECL
21	16	156.25	PLL1	LVDS	LVDS	25	100	PLL2	LVDS	LVDS
22	16	156.25	PLL1	LVPECL	LVPECL	20	125	PLL1	LVPECL	LVPECL
23	4	156.25	PLL2	LVDS	LVDS	12	100	PLL1	HCSL	HCSL
24	20	125	PLL1	LVDS	LVDS	25	100	PLL2	LVDS	LVDS
25	4	156.25	PLL2	LVPECL	LVPECL	12	100	PLL1	LVPECL	LVPECL
26	12	100	PLL1	LVDS	LVDS	12	100	PLL1	LVDS	LVDS
27	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
28	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
29	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
30	4	156.25	PLL2	LVPECL	LVPECL	5	125	PLL2	LVPECL	LVPECL
31	16	156.25	PLL1	LVPECL	CML	25	100	PLL2	LVPECL	CML
32	16	156.25	PLL1	LVPECL	CML	20	125	PLL1	LVPECL	CML

Table 18. Default ROM Contents (HW_SW_CTRL = "1") - Outputs [0-3] Configuration (continued)

GPIO[5:0] (decimal)	OUT0-1 DIVIDER	OUT0-1 FREQ (MHz)	OUT0-1 MUX SELECT	OUT0 TYPE	OUT1 TYPE	OUT2-3 DIVIDER	OUT2-3 FREQ (MHz)	OUT2-3 MUX SELECT	OUT2 TYPE	OUT3 TYPE
33	5	125	PLL2	LVPECL	LVPECL	24	25	PLL1	LVPECL	LVPECL
34	20	125	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
35	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
36	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
37	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
38	100	25	PLL1	LVCMOS	LVCMOS	100	25	PLL1	LVCMOS	LVCMOS
39	24	50	PLL1	LVDS	LVDS	12	100	PLL1	LVPECL	LVPECL
40	24	50	PLL1	LVDS	LVDS	12	100	PLL1	LVPECL	LVPECL
41	50	50	PLL2	LVDS	LVDS	25	100	PLL2	LVPECL	LVPECL
42	50	50	PLL2	LVDS	LVDS	25	100	PLL2	LVPECL	LVPECL
43	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
44	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
45	25	100	PLL1	LVPECL	LVPECL	6	148.5	PLL2	CML	CML
46	6	148.5	PLL2	LVPECL	LVPECL	1	n/a	n/a	Disable	Disable
47	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
48	4	155.52	PLL2	LVPECL	Disable	8	77.76	PLL2	LVCMOS	LVCMOS
49	4	155.52	PLL2	LVPECL	LVPECL	20	125	PLL1	LVPECL	LVPECL
50	16	156.25	PLL1	LVPECL	LVPECL	20	125	PLL1	LVPECL	LVPECL
51	2	515	PLL2	LVPECL	LVPECL	5	125	PLL1	LVPECL	Disable
52	5	125	PLL1	LVPECL	Disable	3	412	PLL2	LVPECL	Disable
53	40	25	PLL1	LVCMOS	Disable	1	n/a	n/a	Disable	Disable
54	4	155.52	PLL2	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
55	25	25	PLL1	LVCMOS	LVCMOS	25	25	PLL1	LVCMOS	LVCMOS
56	4	156.25	PLL2	LVPECL	LVPECL	12	100	PLL1	LVPECL	LVPECL
57	4	156.25	PLL2	CML	CML	4	156.25	PLL2	CML	CML
58	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
59	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
60	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
61	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
62	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
63	4	167.3316456	PLL2	LVPECL	LVPECL	4	167.3316456	PLL2	LVPECL	LVPECL

Table 19. Default ROM Contents (HW_SW_CTRL = "1") - Outputs [4-7] Configuration

GPIO [5:0] (decimal)	OUT4 DIV	OUT4 FREQ (MHz)	OUT4 MUX SEL	OUT4 TYPE	OUT5 DIV	OUT5 FREQ (MHz)	OUT5 MUX SEL	OUT5 TYPE	OUT6 DIV	OUT6 FREQ (MHz)	OUT6 MUX SEL	OUT6 TYPE	OUT7 DIV	OUT7 FREQ (MHz)	OUT7 MUX SEL	OUT7 TYPE
0	25	25	PLL1	LVCMOS	25	25	PLL1	LVCMOS	25	25	PLL1	LVCMOS	25	25	PLL1	LVCMOS
1	4	156.25	PLL1	LVDS	1	n/a	n/a	Disable	5	125	PLL1	LVCMOS	5	125	PLL1	LVCMOS
2	5	125	PLL1	LVCMOS	5	125	PLL1	LVCMOS	5	125	PLL1	LVCMOS	25	25	PLL1	LVCMOS
3	8	125	PLL1	LVCMOS	8	125	PLL1	LVCMOS	8	125	PLL1	LVCMOS	40	25	PLL1	LVCMOS
4	25	100	PLL2	HCSL	25	100	PLL2	HCSL	100	25	PLL2	LVPECL	100	25	PLL2	LVPECL
5	25	100	PLL2	HCSL	25	100	PLL2	LVCMOS	20	125	PLL1	LVCMOS	50	50	PLL2	LVCMOS
6	25	100	PLL2	HCSL	20	125	PLL1	HCSL	20	125	PLL1	LVCMOS	25	100	PLL2	LVCMOS
7	25	100	PLL1	LVCMOS	20	125	PLL1	LVCMOS	100	25	PLL1	LVCMOS	100	25	PLL1	LVCMOS
8	25	100	PLL2	HCSL	25	100	PLL2	HCSL	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS
9	5	122.88	PLL2	LVCMOS	8	156.25	PLL1	LVDS	10	125	PLL1	LVDS	125	10	PLL1	LVCMOS
10	5	125	PLL2	LVDS	6	100	PLL1	HCSL	6	100	PLL1	LVCMOS	25	24	PLL1	LVCMOS
11	20	125	PLL1	HCSL	25	100	PLL1	HCSL	100	25	PLL1	LVCMOS	64	38.88	PLL2	LVCMOS
12	16	156.25	PLL1	LVDS	1	n/a	n/a	Disable	25	100	PLL2	HCSL	25	100	PLL2	LVCMOS
13	1	n/a	n/a	Disable	25	100	PLL2	HCSL	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS
14	1	n/a	n/a	Disable	100	25	PLL2	LVDS	100	25	PLL2	LVCMOS	25	100	PLL2	LVCMOS
15	25	100	PLL2	HCSL	1	n/a	n/a	Disable	25	100	PLL2	LVCMOS	100	25	PLL2	LVCMOS
16	6	100	PLL1	HCSL	12	50	PLL1	LVCMOS	24	25	PLL1	LVCMOS	50	12	PLL1	LVCMOS
17	4	155.52	PLL1	LVDS	4	155.52	PLL1	LVDS	8	77.76	PLL1	LVDS	8	77.76	PLL1	LVDS
18	20	125	PLL1	LVCMOS	25	100	PLL2	LVCMOS	100	25	PLL2	LVCMOS	30	83.3333	PLL1	LVCMOS
19	48	25	PLL1	LVPECL	12	100	PLL1	LVPECL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCMOS
20	1	n/a	n/a	Disable	48	25	PLL1	LVCMOS	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCMOS
21	25	100	PLL2	LVDS	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS
22	25	100	PLL2	LVPECL	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS
23	48	25	PLL1	LVDS	48	25	PLL1	LVDS	18	66.6666	PLL1	LVCMOS	9	133.3333	PLL1	LVDS
24	25	100	PLL2	LVDS	25	100	PLL2	LVCMOS	100	25	PLL2	LVDS	100	25	PLL2	LVCMOS
25	12	100	PLL1	HCSL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCMOS	48	25	PLL1	LVCMOS
26	9	133.3333	PLL1	LVDS	48	25	PLL1	LVDS	48	25	PLL1	LVCMOS	18	66.6666	PLL1	LVCMOS
27	50	50	PLL2	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCMOS	100	25	PLL2	LVCMOS
28	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	100	25	PLL1	LVCMOS
29	100	25	PLL1	LVCMOS	100	25	PLL1	LVCMOS	16	156.25	PLL1	LVPECL	100	25	PLL1	LVCMOS
30	9	133.33	PLL1	LVDS	12	100	PLL1	HCSL	12	100	PLL1	HCSL	48	25	PLL1	LVCMOS
31	25	100	PLL2	HCSL	25	100	PLL2	HCSL	100	25	PLL2	LVDS	100	25	PLL2	HCSL

Table 19. Default ROM Contents (HW_SW_CTRL = "1") - Outputs [4-7] Configuration (continued)

GPIO [5:0] (decimal)	OUT4 DIV	OUT4 FREQ (MHz)	OUT4 MUX SEL	OUT4 TYPE	OUT5 DIV	OUT5 FREQ (MHz)	OUT5 MUX SEL	OUT5 TYPE	OUT6 DIV	OUT6 FREQ (MHz)	OUT6 MUX SEL	OUT6 TYPE	OUT7 DIV	OUT7 FREQ (MHz)	OUT7 MUX SEL	OUT7 TYPE
32	25	100	PLL2	HCSL	100	25	PLL2	LVDS	50	50	PLL2	LVCMOS	75	33.3333	PLL2	LVCMOS
33	4	156.25	PLL2	LVDS	1	n/a	n/a	Disable	6	100	PLL1	LVDS	50	12	PLL1	LVCMOS
34	16	156.25	PLL1	LVDS	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS	100	25	PLL2	LVCMOS
35	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS	100	25	PLL2	LVCMOS
36	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS	100	25	PLL2	LVCMOS
37	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS	100	25	PLL2	LVCMOS
38	100	25	PLL1	LVCMOS	100	25	PLL1	LVCMOS	100	25	PLL1	LVCMOS	100	25	PLL1	LVCMOS
39	8	156.25	PLL2	LVPECL	10	125	PLL2	LVPECL	9	133.3333	PLL1	LVDS	50	24	PLL1	LVCMOS
40	8	156.25	PLL2	LVPECL	10	125	PLL2	LVPECL	9	133.3333	PLL1	LVDS	50	24	PLL1	LVCMOS
41	16	156.25	PLL1	LVPECL	8	312.5	PLL1	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCMOS
42	16	156.25	PLL1	LVPECL	8	312.5	PLL1	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCMOS
43	8	312.5	PLL1	LVPECL	25	100	PLL2	LVCMOS	50	50	PLL2	LVCMOS	100	25	PLL2	LVCMOS
44	8	312.5	PLL1	LVPECL	25	100	PLL2	LVCMOS	50	50	PLL2	LVCMOS	100	25	PLL2	LVCMOS
45	25	100	PLL1	LVPECL	33	27	PLL2	LVCMOS	100	25	PLL1	LVCMOS	100	25	PLL1	LVCMOS
46	16	38.88	PLL1	LVCMOS	16	38.88	PLL1	LVCMOS	12	74.25	PLL2	LVCMOS	33	27	PLL2	LVCMOS
47	20	125	PLL1	HCSL	25	100	PLL2	HCSL	1	n/a	n/a	Disable	100	25	PLL2	LVCMOS
48	20	125	PLL1	LVPECL	16	156.25	PLL1	LVPECL	25	100	PLL1	LVPECL	8	77.76	PLL2	LVDS
49	25	100	PLL1	LVPECL	25	100	PLL1	LVPECL	16	156.25	PLL1	LVPECL	100	25	PLL1	LVCMOS
50	25	100	PLL2	LVPECL	25	100	PLL2	LVPECL	25	100	PLL2	LVPECL	100	25	PLL2	LVCMOS
51	1	n/a	n/a	Disable	25	25	PLL1	LVCMOS	1	n/a	n/a	Disable	10	103	PLL2	LVCMOS
52	4	309	PLL2	LVPECL	1	n/a	n/a	Disable	25	25	PLL1	LVCMOS	12	103	PLL2	LVCMOS
53	15	66.6666	PLL1	LVCMOS	1	n/a	n/a	Disable	1	n/a	n/a	Disable	15	40.96	PLL2	LVCMOS
54	16	156.25	PLL1	LVPECL	20	125	PLL1	LVPECL	25	100	PLL1	LVPECL	100	25	PLL1	LVCMOS
55	25	25	PLL1	LVCMOS	25	25	PLL1	LVCMOS	25	25	PLL1	LVCMOS	25	25	PLL1	LVCMOS
56	12	100	PLL1	LVPECL	48	25	PLL1	LVPECL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCMOS
57	12	100	PLL1	CML	48	25	PLL1	LVPECL	24	50	PLL1	LVPECL	18	66.6666	PLL1	LVCMOS
58	25	100	PLL2	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVPECL	25	100	PLL2	LVCMOS
59	25	100	PLL2	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVCMOS	25	100	PLL2	LVCMOS
60	25	100	PLL2	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVPECL	25	100	PLL2	LVPECL
61	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL
62	16	156.25	PLL1	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVCMOS	25	100	PLL2	LVCMOS
63	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	20	125	PLL1	LVDS	25	100	PLL1	HCSL

10.6 Register Maps

The register map is shown in the table below. The registers occupy a single unified address space and all registers are accessible at any time. A total of 123 registers are present in the LMK03328.

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
VNDRID_BY1	0	0x10	VNDRID[15:8]							
VNDRID_BY0	1	0x0B	VNDRID[7:0]							
PRODID	2	0x32	PRODID[7:0]							
REVID	3	0x00	REVID[7:0]							
PARTID_BY3	4	0x00	PRTID[31:24]							
PARTID_BY2	5	0x00	PRTID[23:16]							
PARTID_BY1	6	0x00	PRTID[15:8]							
PARTID_BY0	7	0x00	PRTID[7:0]							
PINMODE_SW	8	0x00	HW_SW_CTRL_MODE	GPIO32_SW_MODE[2:0]			RESERVED			
PINMODE_HW	9	0x00	GPIO_HW_MODE[5:0]						RESERVED	
SLAVEADR	10	0x54	SLAVEADR_GPIO1_SW[7:1]							RESERVED
EEREV	11	0x00	EEREV[7:0]							
DEV_CTL	12	0xD9	RESETN_SW	SYNCN_SW	RESERVED	SYNC_AUTO	SYNC_MUTE	AONAFTER LOCK	PLLSTRTMODE	AUTOSTRT
INT_LIVE	13	0x00	LOL1	LOS1	CAL1	LOL2	LOS2	CAL2	SECTOPRI1	SECTOPRI2
INT_MASK	14	0x00	LOL1_MASK	LOS1_MASK	CAL1_MASK	LOL2_MASK	LOS2_MASK	CAL2_MASK	SECTOPRI1_MASK	SECTOPRI2_MASK
INT_FLAG_POL	15	0x00	LOL1_POL	LOS1_POL	CAL1_POL	LOL2_POL	LOS2_POL	CAL2_POL	SECTOPRI1_POL	SECTOPRI2_POL
INT_FLAG	16	0x00	LOL1_INTR	LOS1_INTR	CAL1_INTR	LOL2_INTR	LOS2_INTR	CAL2_INTR	SECTOPRI1_INTR	SECTOPRI2_INTR
INTCTL	17	0x00	RESERVED						INT_AND_OR	INT_EN
OSCCTL2	18	0x00	RISE_VALID_SEC	FALL_VALID_SEC	RISE_VALID_PRI	FALL_VALID_PRI	RESERVED			
STATCTL	19	0x00	RESERVED		STAT1_SHOOT_THRU_LIMIT	STAT0_SHOOT_THRU_LIMIT	RESERVED		STAT1_OPEND	STAT0_OPEND
MUTELVL1	20	0x55	CH3_MUTE_LVL[1:0]		CH2_MUTE_LVL[1:0]		CH1_MUTE_LVL[1:0]		CH0_MUTE_LVL[1:0]	
MUTELVL2	21	0x55	CH7_MUTE_LVL[1:0]		CH6_MUTE_LVL[1:0]		CH5_MUTE_LVL[1:0]		CH4_MUTE_LVL[1:0]	
OUT_MUTE	22	0xFF	CH_7_MUTE	CH_6_MUTE	CH_5_MUTE	CH_4_MUTE	CH_3_MUTE	CH_2_MUTE	CH_1_MUTE	CH_0_MUTE
STATUS_MUTE	23	0x02	RESERVED						STATUS1_MUTE	STATUS0_MUTE
DYN_DLY	24	0x00	RESERVED		DIV_7_DYN_DLY	DIV_6_DYN_DLY	DIV_5_DYN_DLY	DIV_4_DYN_DLY	DIV_23_DYN_DLY	DIV_01_DYN_DLY

Register Maps (continued)

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
REFDETCTL	25	0x55	DETECT_MODE_SEC[1:0]		DETECT_MODE_PRI[1:0]		LVL_SEL_SEC[1:0]		LVL_SEL_PRI[1:0]	
STAT0_INT	27	0x58	STAT0_SEL[3:0]				STAT0_POL	RESERVED		
STAT1	28	0x28	STAT1_SEL[3:0]				STAT1_POL	RESERVED		
OSCCTL1	29	0x06	DETECT_BYP	RESERVED	TERM2GND_SEC	TERM2GND_PRI	DIFFTERM_SEC	DIFFTERM_PRI	AC_MODE_SEC	AC_MODE_PRI
PWDN	30	0x00	RESERVED	CMOSCHPWDN	CH7PWDN	CH6PWDN	CH5PWDN	CH4PWDN	CH23PWDN	CH01PWDN
OUTCTL_0	31	0xB0	CH_0_1_MUX	OUT_0_SEL[1:0]		OUT_0_MODE1[1:0]		OUT_0_MODE2[1:0]		RESERVED
OUTCTL_1	32	0x30	RESERVED	OUT_1_SEL[1:0]		OUT_1_MODE1[1:0]		OUT_1_MODE2[1:0]		RESERVED
OUTDIV_0_1	33	0x01	OUT_0_1_DIV[7:0]							
OUTCTL_2	34	0xB0	CH_2_3_MUX	OUT_2_SEL[1:0]		OUT_2_MODE1[1:0]		OUT_2_MODE2[1:0]		RESERVED
OUTCTL_3	35	0x30	RESERVED	OUT_3_SEL[1:0]		OUT_3_MODE1[1:0]		OUT_3_MODE2[1:0]		RESERVED
OUTDIV_2_3	36	0x03	OUT_2_3_DIV[7:0]							
OUTCTL_4	37	0x18	CH_4_MUX[1:0]		OUT_4_SEL[1:0]		OUT_4_MODE1[1:0]		OUT_4_MODE2[1:0]	
OUTDIV_4	38	0x02	OUT_4_DIV[7:0]							
OUTCTL_5	39	0x18	CH_5_MUX[1:0]		OUT_5_SEL[1:0]		OUT_5_MODE1[1:0]		OUT_5_MODE2[1:0]	
OUTDIV_5	40	0x02	OUT_5_DIV[7:0]							
OUTCTL_6	41	0x18	CH_6_MUX[1:0]		OUT_6_SEL[1:0]		OUT_6_MODE1[1:0]		OUT_6_MODE2[1:0]	
OUTDIV_6	42	0x05	OUT_6_DIV[7:0]							
OUTCTL_7	43	0x18	CH_7_MUX[1:0]		OUT_7_SEL[1:0]		OUT_7_MODE1[1:0]		OUT_7_MODE2[1:0]	
OUTDIV_7	44	0x05	OUT_7_DIV[7:0]							
CMOSDIVCTRL	45	0x0A	PLL2CMOSPREDIV[1:0]		PLL1CMOSPREDIV[1:0]		STATUS1MUX[1:0]		STATUS0MUX[1:0]	
CMOSDIV0	46	0x00	CMOSDIV0[7:0]							
CMOSDIV1	47	0x00	CMOSDIV1[7:0]							
STATUS_SLEW	49	0x00	RESERVED				STATUS1SLEW[1:0]		STATUS0SLEW[1:0]	
IPCLKSEL	50	0x95	SECBUFSEL[1:0]		PRIBUFSEL[1:0]		INSEL_PLL2[1:0]		INSEL_PLL1[1:0]	
IPCLKCTL	51	0x03	CLKMUX_BYPASS	RESERVED					SECBUFGAIN	PRIBUFGAIN
PLL1_RDIV	52	0x00	RESERVED					PLL1RDIV[2:0]		
PLL1_MDIV	53	0x00	RESERVED			PLL1MDIV[4:0]				
PLL2_RDIV	54	0x00	RESERVED					PLL2RDIV[2:0]		
PLL2_MDIV	55	0x00	RESERVED			PLL2MDIV[4:0]				
PLL1_CTRL0	56	0x1E	RESERVED			PLL1_P[2:0]			PLL1_SYNC_EN	PLL1_PDN
PLL1_CTRL1	57	0x18	RESERVED			PRI_D	PLL1_CP[3:0]			
PLL1_NDIV_BY1	58	0x00	RESERVED				PLL1_NDIV[11:8]			

Register Maps (continued)

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PLL1_NDIV_BY0	59	0x66	PLL1_NDIV[7:0]							
PLL1_FRACNUM_BY2	60	0x00	RESERVED		PLL1_NUM[21:16]					
PLL1_FRACNUM_BY1	61	0x00	PLL1_NUM[15:8]							
PLL1_FRACNUM_BY0	62	0x00	PLL1_NUM[7:0]							
PLL1_FRACDEN_BY2	63	0x00	RESERVED		PLL1_DEN[21:16]					
PLL1_FRACDEN_BY1	64	0x00	PLL1_DEN[15:8]							
PLL1_FRACDEN_BY0	65	0x00	PLL1_DEN[7:0]							
PLL1_MASHCTRL	66	0x0C	RESERVED				PLL1_DTHRMODE[1:0]		PLL1_ORDER[1:0]	
PLL1_LF_R2	67	0x24	RESERVED		PLL1_LF_R2[5:0]					
PLL1_LF_C1	68	0x00	RESERVED					PLL1_LF_C1[2:0]		
PLL1_LF_R3	69	0x00	RESERVED	PLL1_LF_R3[6:0]						
PLL1_LF_C3	70	0x00	RESERVED					PLL1_LF_C3[2:0]		
PLL2_CTRL0	71	0x1E	RESERVED			PLL2_P[2:0]			PLL2_SYNC_EN	PLL2_PDN
PLL2_CTRL1	72	0x18	RESERVED			SEC_D	PLL2_CP[3:0]			
PLL2_NDIV_BY1	73	0x00	RESERVED				PLL2_NDIV[11:8]			
PLL2_NDIV_BY0	74	0x64	PLL2_NDIV[7:0]							
PLL2_FRACNUM_BY2	75	0x00	RESERVED		PLL2_NUM[21:16]					
PLL2_FRACNUM_BY1	76	0x00	PLL2_NUM[15:8]							
PLL2_FRACNUM_BY0	77	0x00	PLL2_NUM[7:0]							
PLL2_FRACDEN_BY2	78	0x00	RESERVED		PLL2_DEN[21:16]					
PLL2_FRACDEN_BY1	79	0x00	PLL2_DEN[15:8]							
PLL2_FRACDEN_BY0	80	0x00	PLL2_DEN[7:0]							
PLL2_MASHCTRL	81	0x0C	RESERVED				PLL2_DTHRMODE[1:0]		PLL2_ORDER[1:0]	
PLL2_LF_R2	82	0x24	RESERVED		PLL2_LF_R2[5:0]					

Register Maps (continued)

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PLL2_LF_C1	83	0x00	RESERVED					PLL2_LF_C1[2:0]		
PLL2_LF_R3	84	0x00	RESERVED	PLL2_LF_R3[6:0]						
PLL2_LF_C3	85	0x00	RESERVED					PLL2_LF_C3[2:0]		
XO_MARGINING	86	0x00	RESERVED	MARGIN_DIG_STEP[2:0]			MARGIN_OPTION[1:0]		RESERVED	RESERVED
XO_OFFSET_ GPIO5_STEP_1 _BY1	88	0x00	RESERVED						XOOFFSET_STEP1[9:8]	
XO_OFFSET_ GPIO5_STEP_1 _BY0	89	0xDE	XOOFFSET_STEP1[7:0]							
XO_OFFSET_ GPIO5_STEP_2 _BY1	90	0x01	RESERVED						XOOFFSET_STEP2[9:8]	
XO_OFFSET_ GPIO5_STEP_2 _BY0	91	0x18	XOOFFSET_STEP2[7:0]							
XO_OFFSET_ GPIO5_STEP_3 _BY1	92	0x01	RESERVED						XOOFFSET_STEP3[9:8]	
XO_OFFSET_ GPIO5_STEP_3 _BY0	93	0x4B	XOOFFSET_STEP3[7:0]							
XO_OFFSET_ GPIO5_STEP_4 _BY1	94	0x01	RESERVED						XOOFFSET_STEP4[9:8]	
XO_OFFSET_ GPIO5_STEP_4 _BY0	95	0x86	XOOFFSET_STEP4[7:0]							
XO_OFFSET_ GPIO5_STEP_5 _BY1	96	0x01	RESERVED						XOOFFSET_STEP5[9:8]	
XO_OFFSET_ GPIO5_STEP_5 _BY0	97	0xBE	XOOFFSET_STEP5[7:0]							
XO_OFFSET_ GPIO5_STEP_6 _BY1	98	0x01	RESERVED						XOOFFSET_STEP6[9:8]	
XO_OFFSET_ GPIO5_STEP_6 _BY0	99	0xFE	XOOFFSET_STEP6[7:0]							

Register Maps (continued)

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
XO_OFFSET_GPIO5_STEP_7_BY1	100	0x02	RESERVED						XOOFFSET_STEP7[9:8]	
XO_OFFSET_GPIO5_STEP_7_BY0	101	0x47	XOOFFSET_STEP7[7:0]							
XO_OFFSET_GPIO5_STEP_8_BY1	102	0x02	RESERVED						XOOFFSET_STEP8[9:8]	
XO_OFFSET_GPIO5_STEP_8_BY0	103	0x9E	XOOFFSET_STEP8[7:0]							
XO_OFFSET_SW_BY1	104	0x00	RESERVED						XOOFFSET_SW[9:8]	
XO_OFFSET_SW_BY0	105	0x00	XOOFFSET_SW[7:0]							
PLL1_CTRL2	117	0x00	PLL1_STRETCH	RESERVED						
PLL1_CTRL3	118	0x03	RESERVED					PLL1_ENABLE_C3[2:0]		
PLL1_CALCTRL0	119	0x01	RESERVED				PLL1_CLSDWAIT[1:0]		PLL1_VCOWAIT[1:0]	
PLL1_CALCTRL1	120	0x00	RESERVED							PLL1_LOOPBW
PLL2_CTRL2	131	0x00	PLL2_STRETCH	RESERVED						
PLL2_CTRL3	132	0x03	RESERVED					PLL2_ENABLE_C3[2:0]		
PLL2_CALCTRL0	133	0x01	RESERVED				PLL2_CLSDWAIT[1:0]		PLL2_VCOWAIT[1:0]	
PLL2_CALCTRL1	134	0x00	RESERVED							PLL2_LOOPBW
NVMSCRC	135	0x00	NVMSCRC[7:0]							
NVMCNT	136	0x00	NVMCNT[7:0]							
NVMCTL	137	0x10	RESERVED	REGCOMMIT	NVMCRCERR	NVMAUTOCRC	NVMCOMMIT	NVMBUSY	RESERVED	NVMPROG
NVMLCRC	138	0x00	NVMLCRC[7:0]							
MEMADR_BY1	139	0x00	RESERVED				MEMADR[11:8]			
MEMADR_BY0	140	0x00	MEMADR[7:0]							
NVMDAT	141	0x00	NVMDAT[7:0]							
RAMDAT	142	0x00	RAMDAT[7:0]							
ROMDAT	143	0x00	ROMDAT[7:0]							
NVMUNLK	144	0x00	NVMUNLK[7:0]							

Register Maps (continued)

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
REGCOMMIT_ PAGE	145	0x00	RESERVED				REGCOMMIT_PG[3:0]			
XOCAPCTRL_ BY1	199	0x00	RESERVED						XO_CAP_CTRL[9:8]	
XOCAPCTRL_ BY0	200	0x00	XO_CAP_CTRL[7:0]							

10.6.1 VNDRID_BY1 Register; R0

The VNDRID_BY1 and VNDRID_BY0 registers are used to store the unique 16-bit Vendor Identification number assigned to I^{2}C vendors.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	VNDRID[15:8]	R	0x10	N	Vendor Identification Number Byte 1. The Vendor Identification Number is a unique 16-bit identification number assigned to I^{2}C vendors.

10.6.2 VNDRID_BY0 Register; R1

The VNDRID_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	VNDRID[7:0]	R	0x0B	N	Vendor Identification Number Byte 0.

10.6.3 PRODID Register; R2

The PRODID register is used to identify the LMK03328 device.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PRODID[7:0]	R	0x31	N	Product Identification Number. The Product Identification Number is a unique 8-bit identification number used to identify the LMK03328.

10.6.4 REVID Register; R3

The REVID register is used to identify the LMK03328 mask revision.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	REVID[7:0]	R	0x00	N	Device Revision Number. The Device Revision Number is used to identify the LMK03328 die revision

10.6.5 PARTID_BY3 Register; R4

Each LMK03328 device can be identified by a unique 32-bit number stored in the PARTID_BY3, PARTID_BY2, PARTID_BY1 and PARTID_BY0 registers. These registers are always initialized from on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PRTID[31:24]	R	0x00	Y	Part Identification Number Byte 3. The Part Identification Number is a unique 32-bit number which is used to serialize individual LMK03328 devices. The Part Identification Number is factory programmed and cannot be modified by the user.

10.6.6 PARTID_BY2 Register; R5

The PARTID_BY2 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PRTID[23:16]	R	0x00	Y	Part Identification Number Byte 2.

10.6.7 PARTID_BY1 Register; R6

The PARTID_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PRTID[15:8]	R	0x00	Y	Part Identification Number Byte 1.

10.6.8 PARTID_BY0 Register; R7

The PARTID_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PRTID[7:0]	R	0x00	Y	Part Identification Number Byte 0.

10.6.9 PINMODE_SW Register; R8

The PINMODE_SW register records the device configuration setting. The configuration setting is registered when the reset is deasserted.

Bit #	Field	Type	Reset	EEPROM	Description		
[7]	HW_SW_CTRL_MODE	R	0	N	HW_SW_CTRL Pin Configuration. The HW_SW_CTRL_MODE field reflects the values sampled on the HW_SW_CTRL pin on the most recent device reset.		
					HW_SW_CTRL_MODE	HW_SW_CTRL	
					0	Soft Pin Mode	
					1	Hard Pin Mode	
[6:4]	GPIO32_SW_MODE[2:0]	R	0x0	N	GPIO32_SW Pin Configuration Mode. The GPIO_SW_MODE field reflects the values sampled on the GPIO[3:2] pins when HW_SW_CTRL is 0 on the most recent device reset. When HW_SW_CTRL is 1 this field reads back 0x0.		
					GPIO_SW_MODE	GPIO[3]	GPIO[2]
					0 (0x0)	0	0
					1 (0x1)	0	Z
					2 (0x2)	0	1
					3 (0x3)	1	0
					4 (0x4)	1	Z
					5 (0x5)	1	1
[3:0]	RESERVED	-	-	N	Reserved.		

10.6.10 PINMODE_HW Register; R9

The PINMODE_HW register records the device configuration setting. The configuration setting is registered when the reset is deasserted.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:2]	GPIO_HW_MODE[5:0]	R	0x00	N	GPIO_HW[5:0] Pin Configuration Mode. The GPIO_HW_MODE field reflects the values sampled on pins GPIO[5:0] when HW_SW_CTRL is 1 on the most recent device reset. When HW_SW_CTRL is 0 this field reads back 0x0.	
					GPIO_HW_MODE	GPIO[5:0]
					0 (0x00)	0 (0x00)
					1 (0x01)	1 (0x01)
					2 (0x02)	2 (0x02)
					..	..
					..	..
					61 (0x3D)	61 (0x3D)
					62 (0x3E)	62 (0x3E)
					63 (0x3F)	63 (0x3F)
[1:0]	RESERVED	-	-	N	Reserved.	

10.6.11 SLAVEADR Register; R10

The SLAVEADR register reflects the 7-bit I^2C Slave Address value initialized from on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:1]	SLAVEADR_GPIO1_SW[7:1]	R	0x54	Y	I^2C Slave Address. This field holds the 7-bit Slave Address used to identify this device during I^2C transactions. When HW_SW_CTRL is 0 the two least significant bits of the address can be configured using GPIO[1] as shown. When HW_SW_CTRL is 1 then the two least significant bits are 00.	
					SLAVEADR_GPIO1_SW[2:1]	GPIO[1]
					0 (0x0)	0
					1 (0x1)	V_{IM}
					3 (0x3)	1
[0]	RESERVED	-	-	N	Reserved.	

10.6.12 EEREV Register; R11

The EEREV register provides EEPROM/ROM image revision record and is initialized from EEPROM or ROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	EEREV[7:0]	R	0x00	Y	EEPROM Image Revision ID. EEPROM Image Revision is automatically retrieved from EEPROM and stored in the EEREV register after a reset or after a EEPROM commit operation.

10.6.13 DEV_CTL Register; R12

The DEV_CTL register holds the control functions described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESETN_SW	RW	1	N	Software Reset ALL functions (active low). Writing a 0 will cause the device to return to its power-up state apart from the I²C registers and the configuration controller. The configuration controller is excluded to prevent a re-transfer of EEPROM data to on-chip registers.
[6]	SYNCN_SW	RW	1	N	Software SYNC Assertion (active low). Writing a 0 to this bit is equivalent to asserting the GPIO0 pin.
[5]	RESERVED	-	-	N	Reserved.
[4]	SYNC_AUTO	RW	1	Y	Automatic Synchronization at startup. When SYNC_AUTO is 1 at device startup a synchronization sequence is initiated automatically after PLL lock has been achieved.
[3]	SYNC_MUTE	RW	1	Y	Synchronization Mute Control. The SYNC_MUTE field determines whether or not the output drivers are muted during a Synchronization event. <table><tr><td>SYNC_MUTE</td><td>SYNC Mute Behaviour</td></tr><tr><td>0</td><td>Do not mute any outputs during SYNC</td></tr><tr><td>1</td><td>Mute all outputs during SYNC</td></tr></table>
[2]	AONAFTERLOCK	RW	0	Y	Always On Clock behaviour after Lock. If AONAFTERLOCK is 0 then the system clock is switched from the Always On Clock to the VCO Clock after lock and the Always On Clock oscillator is disabled. If AONAFTERLOCK is 1 then the Always on Clock will remain as the digital system clock regardless of the PLL Lock state.
[1]	PLLSTRTMODE	RW	0	Y	PLL Startup Mode. If PLLSTRTMODE is 1 then the calibration sequence for both PLL's is run independently. At startup this means PLL1 and PLL2 will be calibrated in parallel. Additionally if PLL2 is subject to a Software Reset or Powerdown cycle then PLL2 re-calibration will restart regardless of the state of PLL1. If PLLSTRTMODE is 0 then PLL2 is only calibrated after PLL1 has acheived lock or PLL1 is powered down.
[0]	AUTOSTRT	RW	1	Y	Autostart. If AUTOSTRT is set to 1 the device will automatically attempt to achieve lock and enable outputs after a device reset. A device reset can be triggered by the power-on-reset, RESETn pin or by writing to the RESETN_SW bit. If AUTOSTRT is 0 then the device will halt after the configuration phase, a subsequent write to set the AUTOSTRT bit to 1 will trigger the PLL Lock sequence.

10.6.14 INT_LIVE Register; R13

The INT_LIVE register reflects the current status of the interrupt sources, regardless of the state of the INT_EN bit.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1	R	0	N	Loss of Lock PLL1.
[6]	LOS1	R	0	N	Loss of Signal PLL1.
[5]	CAL1	R	0	N	Calibration Active PLL1.
[4]	LOL2	R	0	N	Loss of Lock PLL2.
[3]	LOS2	R	0	N	Loss of Signal PLL2.
[2]	CAL2	R	0	N	Calibration Active PLL2.
[1]	SECTOPRI1	R	0	N	Switch from Secondary Reference to Primary Reference in Automatic Mode PLL1.
[0]	SECTOPRI2	R	0	N	Switch from Secondary Reference to Primary Reference in Automatic Mode PLL2.

10.6.15 INT_MASK Register; R14

The INT_MASK register allows masking of the interrupt sources.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1_MASK	RW	0	Y	Mask Loss of Lock PLL1. When LOL1_MASK is 1 then the LOL1 interrupt source is masked and will not cause the interrupt signal to be activated.
[6]	LOS1_MASK	RW	0	Y	Mask Loss of Signal PLL1. When LOS1_MASK is 1 then the LOS1 interrupt source is masked and will not cause the interrupt signal to be activated.
[5]	CAL1_MASK	RW	0	Y	Mask Calibration Active PLL1. When CAL1_MASK is 1 then the CAL1 interrupt source is masked and will not cause the interrupt signal to be activated.
[4]	LOL2_MASK	RW	0	Y	Mask Loss of Lock PLL2. When LOL2_MASK is 1 then the LOL2 interrupt source is masked and will not cause the interrupt signal to be activated.
[3]	LOS2_MASK	RW	0	Y	Mask Loss of Signal PLL2. When LOS2_MASK is 1 then the LOS2 interrupt source is masked and will not cause the interrupt signal to be activated.
[2]	CAL2_MASK	RW	0	Y	Mask Calibration Active PLL2. When CAL2_MASK is 1 then the CAL2 interrupt source is masked and will not cause the interrupt signal to be activated.
[1]	SECTOPRI1_MASK	RW	0	Y	Mask Switch from Secondary Reference to Primary Reference PLL1. When SECTOPRI1_MASK is 1 then the SECTOPRI1 interrupt source is masked and will not cause the interrupt signal to be activated.
[0]	SECTOPRI2_MASK	RW	0	Y	Mask Switch from Secondary Reference to Primary Reference PLL2. When SECTOPRI2_MASK is 1 then the SECTOPRI2 interrupt source is masked and will not cause the interrupt signal to be activated.

10.6.16 INT_FLAG_POL Register; R15

The INT_FLAG_POL register controls the signal polarity that sets the Interrupt Flags.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1_POL	RW	0	Y	LOL1 Flag Polarity. When LOL1_POL is 1 then a rising edge on LOL1 will set the LOL1_INTR bit of the INTERRUPT_FLAG register. When LOL1_POL is 0 then a falling edge on LOL1 will set the LOL1_INTR bit.
[6]	LOS1_POL	RW	0	Y	LOS1 Flag Polarity. When LOS1_POL is 1 then a rising edge on LOS1 will set the LOS1_INTR bit of the INTERRUPT_FLAG register. When LOS1_POL is 0 then a falling edge on LOS1 will set the LOS1_INTR bit.
[5]	CAL1_POL	RW	0	Y	CAL1 Flag Polarity. When CAL1_POL is 1 then a rising edge on CAL1 will set the CAL1_INTR bit of the INTERRUPT_FLAG register. When CAL1_POL is 0 then a falling edge on CAL1 will set the CAL1_INTR bit.
[4]	LOL2_POL	RW	0	Y	LOL2 Flag Polarity. When LOL2_POL is 1 then a rising edge on LOL2 will set the LOL2_INTR bit of the INTERRUPT_FLAG register. When LOL2_POL is 0 then a falling edge on LOL2 will set the LOL2_INTR bit.
[3]	LOS2_POL	RW	0	Y	LOS2 Flag Polarity. When LOS2_POL is 1 then a rising edge on LOS2 will set the LOS2_INTR bit of the INTERRUPT_FLAG register. When LOS2_POL is 0 then a falling edge on LOS2 will set the LOS2_INTR bit.
[2]	CAL2_POL	RW	0	Y	CAL2 Flag Polarity. When CAL2_POL is 1 then a rising edge on CAL2 will set the CAL2_INTR bit of the INTERRUPT_FLAG register. When CAL2_POL is 0 then a falling edge on CAL2 will set the CAL2_INTR bit.
[1]	SECTOPRI1_POL	RW	0	Y	SECTOPRI1 Flag Polarity. When SECTOPRI1_POL is 1 then a rising edge on SECTOPRI1 will set the SECTOPRI1_INTR bit of the INTERRUPT_FLAG register. When SECTOPRI1_POL is 0 then a falling edge on SECTOPRI1 will set the SECTOPRI1_INTR bit.
[0]	SECTOPRI2_POL	RW	0	Y	SECTOPRI2 Flag Polarity. When SECTOPRI2_POL is 1 then a rising edge on SECTOPRI2 will set the SECTOPRI2_INTR bit of the INTERRUPT_FLAG register. When SECTOPRI2_POL is 0 then a falling edge on SECTOPRI2 will set the SECTOPRI2_INTR bit.

10.6.17 INT_FLAG Register; R16

The INT_FLAG register records rising or falling edges on the interrupt sources. The polarity is controlled by the INT_FLAG_POL register. This register is only updated if the INT_EN register bit is set to 1.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1_INTR	R	0	N	LOL1 Interrupt. The LOL1_INTR bit is set when an edge of the correct polarity is detected on the LOL1 interrupt source. The LOL1_INTR bit is cleared by writing a 0.
[6]	LOS1_INTR	R	0	N	LOS1 Interrupt. The LOS1_INTR bit is set when an edge of the correct polarity is detected on the LOS1 interrupt source. The LOS1_INTR bit is cleared by writing a 0.
[5]	CAL1_INTR	R	0	N	CAL1 Interrupt. The CAL1_INTR bit is set when an edge of the correct polarity is detected on the CAL1 interrupt source. The CAL1_INTR bit is cleared by writing a 0.
[4]	LOL2_INTR	R	0	N	LOL2 Interrupt. The LOL2_INTR bit is set when an edge of the correct polarity is detected on the LOL2 interrupt source. The LOL2_INTR bit is cleared by writing a 0.
[3]	LOS2_INTR	R	0	N	LOS2 Interrupt. The LOS2_INTR bit is set when an edge of the correct polarity is detected on the LOS2 interrupt source. The LOS2_INTR bit is cleared by writing a 0.
[2]	CAL2_INTR	R	0	N	CAL2 Interrupt. The CAL2_INTR bit is set when an edge of the correct polarity is detected on the CAL2 interrupt source. The CAL2_INTR bit is cleared by writing a 0.
[1]	SECTOPRI1_INTR	R	0	N	SECTOPRI1 Interrupt. The SECT2PRI1_INTR bit is set when an edge of the correct polarity is detected on the SECTOPRI1 interrupt source. The SECTOPRI1_INTR bit is cleared by writing a 0.
[0]	SECTOPRI2_INTR	R	0	N	SECTOPRI2 Interrupt. The SECTOPRI2_INTR bit is set when an edge of the correct polarity is detected on the SECTOPRI2 interrupt source. The SECTOPRI2_INTR bit is cleared by writing a 0.

10.6.18 INTCTL Register; R17

The INTCTL register allows configuration of the Interrupt operation.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:2]	RESERVED	-	-	N	Reserved.	
[1]	INT_AND_OR	RW	0	Y	Interrupt AND/OR Combination. If INT_AND_OR is 1 then the interrupts are combined in an AND structure. In which case ALL un mAsked interrupt flags must be active in order to generate the interrupt. If INT_AND_OR is 0 then the interrupts are combined in an OR structure, in which case any unmasked interrupt flags can generate the interrupt	
					INT_AND_OR	Interrupt Function
					0	OR
					1	AND
[0]	INT_EN	RW	0	Y	Interrupt Enable. If INT_EN is 1 then the interrupt circuit is enabled, if INT_EN is 0 the interrupt circuit is disabled. When INT_EN is 0, interrupts cannot be signalled on the STATUS pins and the INT_FLAG registers will not be updated, however the INT_LIVE register will still reflect the current state of the internal interrupt signals.	

10.6.19 OSCCTL2 Register; R18

The OSCCTL2 register provides access to input reference status signals

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RISE_VALID_SEC	R	0	N	Secondary Input Rising Valid Indicator from Slew Rate Detector.
[6]	FALL_VALID_SEC	R	0	N	Secondary Input Falling Valid Indicator from Slew Rate Detector.
[5]	RISE_VALID_PRI	R	0	N	Primary Input Rising Valid Indicator from Slew Rate Detector.
[4]	FALL_VALID_PRI	R	0	N	Primary Input Falling Valid Indicator from Slew Rate Detector.
[3:0]	RESERVED	-	-	N	Reserved.

10.6.20 STATCTL Register; R19

The STATCTL register provides to STATUS0/1 output driver control signals.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5]	STAT1_SHOOT_THRU_LIMIT	RW	0	Y	STATUS1 Output Shoot Through Current Limit. When STAT1_SHOOT_THRU_LIMIT is 1 then the transient current spikes are minimized, the performance of the STATUS1 output is degraded in this mode.
[4]	STAT0_SHOOT_THRU_LIMIT	RW	0	Y	STATUS0 Output Shoot Through Current Limit. When STAT0_SHOOT_THRU_LIMIT is 1 then the transient current spikes are minimized, the performance of the STATUS0 output is degraded in this mode.
[3:2]	RESERVED	RW	0x0	Y	Reserved.
[1]	STAT1_OPEND	RW	0	Y	STATUS1 Open Drain Enable. When STAT1_OPEND is 1 the STATUS1 output is configured as an open drain output driver.
[0]	STAT0_OPEND	RW	0	Y	STATUS0 Open Drain Enable. When STAT0_OPEND is 1 the STATUS0 output is configured as an open drain output driver.

10.6.21 MUTELVL1 Register; R20

The MUTELVL1 register determines the Output Driver during mute for output drivers 0 to 3.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	CH3_MUTE_LVL [1:0]	RW	0x1	Y	Channel 3 Output Driver Mute Level. CH3_MUTE_LVL determines the configuration of the CH3 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH3_MUTE_LVL does not determine whether the CH3 driver is muted or not, instead this is determined by the CH_3_MUTE register bit. <table><tr><td>CH3_MUTE_LVL</td><td>DIFF MODE</td><td>CMOS MODE</td></tr><tr><td>0 (0x0)</td><td>CH3 Mute Bypass</td><td>CH3 Mute Bypass</td></tr><tr><td>1 (0x1)</td><td>Powerdown, output goes to Vcm</td><td>Out_P Normal Operation, Out_N Force Output Low</td></tr><tr><td>2 (0x2)</td><td>Force output High</td><td>Out_P Force Output Low, Out_N Normal Operation</td></tr><tr><td>3 (0x3)</td><td>Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail</td><td>Out_P Force Output Low, Out_N Force Output Low</td></tr></table>
[5:4]	CH2_MUTE_LVL [1:0]	RW	0x1	Y	Channel 2 Output Driver Mute Level. CH2_MUTE_LVL determines the configuration of the CH2 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH2_MUTE_LVL does not determine whether the CH2 driver is muted or not, instead this is determined by the CH_2_MUTE register bit. <table><tr><td>CH2_MUTE_LVL</td><td>DIFF MODE</td><td>CMOS MODE</td></tr><tr><td>0 (0x0)</td><td>CH2 Mute Bypass</td><td>CH2 Mute Bypass</td></tr><tr><td>1 (0x1)</td><td>Powerdown, output goes to Vcm</td><td>Out_P Normal Operation, Out_N Force Output Low</td></tr><tr><td>2 (0x2)</td><td>Force output High</td><td>Out_P Force Output Low, Out_N Normal Operation</td></tr><tr><td>3 (0x3)</td><td>Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail</td><td>Out_P Force Output Low, Out_N Force Output Low</td></tr></table>

Bit #	Field	Type	Reset	EEPROM	Description
[3:2]	CH1_MUTE_LVL [1:0]	RW	0x1	Y	Channel 1 Output Driver Mute Level. CH1_MUTE_LVL determines the configuration of the CH1 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH1_MUTE_LVL does not determine whether the CH1 driver is muted or not, instead this is determined by the CH_1_MUTE register bit.

CH1_MUTE_LVL	DIFF MODE	CMOS MODE
0 (0x0)	CH1 Mute Bypass	CH1 Mute Bypass
1 (0x1)	Powerdown, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low

Bit #	Field	Type	Reset	EEPROM	Description
[1:0]	CH0_MUTE_LVL [1:0]	RW	0x1	Y	Channel 0 Output Driver Mute Level. CH0_MUTE_LVL determines the configuration of the CH0 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH0_MUTE_LVL does not determine whether the CH0 driver is muted or not, instead this is determined by the CH_0_MUTE register bit.

CH0_MUTE_LVL	DIFF MODE	CMOS MODE
0 (0x0)	CH0 Mute Bypass	CH0 Mute Bypass
1 (0x1)	Powerdown, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low

10.6.22 MUTELVL2 Register; R21

The MUTELVL2 register determines the Output Driver during mute for output drivers 4 to 7.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	CH7_MUTE_LVL[1:0]	RW	0x1	Y	Channel 7 Output Driver Mute Level. CH7_MUTE_LVL determines the configuration of the CH7 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH7_MUTE_LVL does not determine whether the CH7 driver is muted or not, instead this is determined by the CH_7_MUTE register bit.

CH7_MUTE_LVL	DIFF MODE	CMOS MODE
0 (0x0)	CH7 Mute Bypass	CH7 Mute Bypass
1 (0x1)	Powerdown, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low

Bit #	Field	Type	Reset	EEPROM	Description
[5:4]	CH6_MUTE_LVL[1:0]	RW	0x1	Y	Channel 6 Output Driver Mute Level. CH6_MUTE_LVL determines the configuration of the CH6 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH6_MUTE_LVL does not determine whether the CH6 driver is muted or not, instead this is determined by the CH_6_MUTE register bit.
						CH6_MUTE_LVL	DIFF MODE	CMOS MODE	
						0 (0x0)	CH6 Mute Bypass	CH6 Mute Bypass	
						1 (0x1)	Powerdown, output goes to Vcm	Out_P Normal Operation, Out_N Force Input Low	
						2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation	
						3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low	
[3:2]	CH5_MUTE_LVL[1:0]	RW	0x1	Y	Channel 5 Output Driver Mute Level. CH5_MUTE_LVL determines the configuration of the CH5 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH5_MUTE_LVL does not determine whether the CH5 driver is muted or not, instead this is determined by the CH_5_MUTE register bit.
						CH5_MUTE_LVL	DIFF MODE	CMOS MODE	
						0 (0x0)	CH5 Mute Bypass	CH5 Mute Bypass	
						1 (0x1)	Powerdown, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low	
						2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation	
						3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low	
[1:0]	CH4_MUTE_LVL[1:0]	RW	0x1	Y	Channel 4 Output Driver Mute Level. CH4_MUTE_LVL determines the configuration of the CH4 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH4_MUTE_LVL does not determine whether the CH4 driver is muted or not, instead this is determined by the CH_4_MUTE register bit.
						CH4_MUTE_LVL	DIFF MODE	CMOS MODE	
						0 (0x0)	CH4 Mute Bypass	CH4 Mute Bypass	
						1 (0x1)	Powerdown, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low	
						2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation	
						3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low	

10.6.23 OUT_MUTE Register; R22

Output Channel Mute Control

Bit #	Field	Type	Reset	EEPROM	Description
[7]	CH_7_MUTE	RW	1	Y	Channel 7 Mute Control. When CH_7_MUTE is set to 1 Output Channel 7 is automatically disabled when the selected clock source is invalid. When CH_7_MUTE_7 is 0 Channel 7 will continue to operate regardless of the state of the selected clock source.
[6]	CH_6_MUTE	RW	1	Y	Channel 6 Mute Control. When CH_6_MUTE is set to 1 Output Channel 6 is automatically disabled when the selected clock source is invalid. When CH_6_MUTE_6 is 0 Channel 6 will continue to operate regardless of the state of the selected clock source.
[5]	CH_5_MUTE	RW	1	Y	Channel 5 Mute Control. When CH_5_MUTE is set to 1 Output Channel 5 is automatically disabled when the selected clock source is invalid. When CH_5_MUTE_5 is 0 Channel 5 will continue to operate regardless of the state of the selected clock source.
[4]	CH_4_MUTE	RW	1	Y	Channel 4 Mute Control. When CH_4_MUTE is set to 1 Output Channel 4 is automatically disabled when the selected clock source is invalid. When CH_4_MUTE_4 is 0 Channel 4 will continue to operate regardless of the state of the selected clock source.
[3]	CH_3_MUTE	RW	1	Y	Channel 3 Mute Control. When CH_3_MUTE is set to 1 Output Channel 3 is automatically disabled when the selected clock source is invalid. When CH_3_MUTE is 0 Channel 3 will continue to operate regardless of the state of the selected clock source.
[2]	CH_2_MUTE	RW	1	Y	Channel 2 Mute Control. When CH_2_MUTE is set to 1 Output Channel 2 is automatically disabled when the selected clock source is invalid. When CH_2_MUTE is 0 Channel 2 will continue to operate regardless of the state of the selected clock source.
[1]	CH_1_MUTE	RW	1	Y	Channel 1 Mute Control. When CH_1_MUTE is set to 1 Output Channel 1 is automatically disabled when the selected clock source is invalid. When CH_1_MUTE is 0 Channel 1 will continue to operate regardless of the state of the selected clock source.
[0]	CH_0_MUTE	RW	1	Y	Channel 0 Mute Control. When CH_0_MUTE is set to 1 Output Channel 0 is automatically disabled when the selected clock source is invalid. When CH_0_MUTE is 0 Channel 0 will continue to operate regardless of the state of the selected clock source.

10.6.24 STATUS_MUTE Register; R23

Status CMOS Output Mute Control

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1]	STATUS1_MUTE	RW	1	Y	STATUS 1 Mute Control. When the STATUS1 output is configured to provide a CMOS Clock and the STATUS1_MUTE bit is set to 1 then the STATUS1 Output is automatically disabled when the selected clock source is invalid. When STATUS1_MUTE is 0 the STATUS1 Output will continue to operate regardless of the state of the selected clock source. If the STATUS1 output is not configured to provide a Clock then it will continue to operate regardless of the STATUS1_MUTE bit value.
[0]	STATUS0_MUTE	RW	0	Y	STATUS 0 Mute Control. When the STATUS0 output is configured to provide a CMOS Clock and the STATUS0_MUTE bit is set to 1 then the STATUS0 Output is automatically disabled when the selected clock source is invalid. When STATUS0_MUTE is 0 the STATUS0 Output will continue to operate regardless of the state of the selected clock source. If the STATUS0 output is not configured to provide a Clock then it will continue to operate regardless of the STATUS0_MUTE bit value.

10.6.25 DYN_DLY Register; R24

Output Divider Dynamic Delay Control

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5]	DIV_7_DYN_DLY	RW	0	Y	Channel 7 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[4]	DIV_6_DYN_DLY	RW	0	Y	Channel 6 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[3]	DIV_5_DYN_DLY	RW	0	Y	Channel 5 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[2]	DIV_4_DYN_DLY	RW	0	Y	Channel 4 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[1]	DIV_23_DYN_DLY	RW	0	Y	Channel 23 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[0]	DIV_01_DYN_DLY	RW	0	Y	Channel 01 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8

10.6.26 REFDETCTL Register; R25

The REFDETCTL register provides control over input reference clock detect features.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	DETECT_MODE_SEC[1:0]	RW	0x1	Y	Secondary Input Energy Detector Mode Control. The DETECT_MODE_SEC field determines the method for Energy Detection on a single-ended signal on the Secondary Input as follows. When rising and/or falling slew rate detector is enabled, the reference input should meet the following conditions for correct operation: $V_{IH} <$ 1.7 V and $V_{IL} >$ 0.2 V. When VIH/VIL level detector is enabled, the reference input should meet the following conditions for correct operation: $V_{IH} <$ 1.5 V and $V_{IL} >$ 0.4 V.
					<table><tr><td>DETECT_MODE_SEC</td><td>Energy Detection Method</td></tr><tr><td>0 (0x0)</td><td>Rising Slew Rate Detector</td></tr><tr><td>1 (0x1)</td><td>Rising and Falling Slew Rate Detector</td></tr><tr><td>2 (0x2)</td><td>Falling Slew Rate Detector</td></tr><tr><td>3 (0x3)</td><td>VIH/VIL Level Detector</td></tr></table>
[5:4]	DETECT_MODE_PRI[1:0]	RW	0x1	Y	Primary Input Energy Detector Mode Control. The DETECT_MODE_PRI field determines the method for Energy Detection on a single-ended signal on the Primary Input as follows. When rising and/or falling slew rate detector is enabled, the reference input should meet the following conditions for correct operation: $V_{IH} <$ 1.7 V and $V_{IL} >$ 0.2 V. When VIH/VIL level detector is enabled, the reference input should meet the following conditions for correct operation: $V_{IH} <$ 1.5 V and $V_{IL} >$ 0.4 V.
					<table><tr><td>DETECT_MODE_PRI</td><td>Energy Detection Method</td></tr><tr><td>0 (0x0)</td><td>Rising Slew Rate Detector</td></tr><tr><td>1 (0x1)</td><td>Rising and Falling Slew Rate Detector</td></tr><tr><td>2 (0x2)</td><td>Falling Slew Rate Detector</td></tr><tr><td>3 (0x3)</td><td>VIH/VIL Level Detector</td></tr></table>
[3:2]	LVL_SEL_SEC[1:0]	RW	0x1	Y	Secondary Input Comparator Level Selection. The LVL_SEL_SEC fields determines the levels on a differential signal for the Secondary Input Energy Detection block as follows.
					<table><tr><td>LVL_SEL_SEC</td><td>Comparator Levels</td></tr><tr><td>0 (0x0)</td><td>200 mV Differential</td></tr><tr><td>1 (0x1)</td><td>300 mV Differential</td></tr><tr><td>2 (0x2)</td><td>400 mV Differential</td></tr><tr><td>3 (0x3)</td><td>RESERVED</td></tr></table>

Bit #	Field	Type	Reset	EEPROM	Description
[1:0]	LVL_SEL_PRI[1:0]	RW	0x1	Y	Primary Input Comparator Level Selection. The LVL_SEL_PRI field determines the levels on a differential signal for the Primary Input Energy Detection block as follows.
					LVL_SEL_PRI	Comparator Levels
					0 (0x0)	200 mV Differential
					1 (0x1)	300 mV Differential
					2 (0x2)	400 mV Differential
					3 (0x3)	RESERVED

10.6.27 STAT0_INT Register; R27

The STAT0_INT register provides control of the STATUS0 output and Interrupt configuration. The STATUS0 pin is also used for test and diagnostic functions. The test configuration registers override the STAT0_INT register.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	STAT0_SEL[3:0]	RW	0x5	Y	STATUS0 Indicator Signal Select.
					STAT0CFG	STATUS0 Information
					0 (0x0)	PRIREF Loss of Signal (LOS)
					1 (0x1)	SECREF Loss of Signal (LOS)
					2 (0x2)	PLL1 Loss of Lock (LOL)
					3 (0x3)	PLL1 R Divider, divided by 2 (when R Divider is not bypassed)
					4 (0x4)	PLL1 N Divider, divided by 2
					5 (0x5)	PLL2 Loss of Lock (LOL)
					6 (0x6)	PLL2 R Divider, divided by 2 (when R Divider is not bypassed)
					7 (0x7)	PLL2 N Divider, divided by 2
					8 (0x8)	PLL1 VCO Calibration Active (CAL)
					9 (0x9)	PLL2 VCO Calibration Active (CAL)
					10 (0xA)	Interrupt (INTR). Derived from INT_FLAG register bits.
					11 (0xB)	PLL1 M Divider, divided by 2 (when M Divider is not bypassed)
					12 (0xC)	PLL2 M Divider, divided by 2 (when M Divider is not bypassed)
					13 (0xD)	EEPROM Active
					14 (0xE)	PLL1 Secondary to Primary Switch in Automatic Mode
					15 (0xF)	PLL2 Secondary to Primary Switch in Automatic Mode
					The polarity of STATUS0 is set by the STAT0POL bit.	
[3]	STAT0_POL	RW	1	Y	STATUS0 Output Polarity. The STAT0_POL bit defines the polarity of information presented on the STATUS0 output. If STAT0_POL is set to 1 then STATUS0 is active high, if STAT0_POL is 0 then STATUS0 is active low.
[2:0]	RESERVED	-	-	N	Reserved.

10.6.28 STAT1 Register; R28

The STAT1_INT register provides control of the STATUS1 output. The STATUS1 pin is also used for test and diagnostic functions. The test configuration registers override the STAT0 register.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	STAT1_SEL[3:0]	RW	0x2	Y	STATUS1 Indicator Signal Select. The STAT1_SEL field determines what information is presented on the STATUS1 output as follows.
					STAT1CFG STATUS1 Information
					0 (0x0) — PRIREF Loss of Signal (LOS)
					1 (0x1) — SECREF Loss of Signal (LOS)
					2 (0x2) — PLL1 Loss of Lock (LOL)
					3 (0x3) — PLL1 R Divider, divided by 2 (when R Divider is not bypassed)
					4 (0x4) — PLL1 N Divider, divided by 2
					5 (0x5) — PLL2 Loss of Lock (LOL)
					6 (0x6) — PLL2 R Divider, divided by 2 (when R Divider is not bypassed)
					7 (0x7) — PLL2 N Divider, divided by 2
					8 (0x8) — PLL1 VCO Calibration Active (CAL)
					9 (0x9) — PLL2 VCO Calibration Active (CAL)
					10 (0xA) — Interrupt (INTR)
					11 (0xB) — PLL1 M Divider, divided by 2 (when M Divider is not bypassed)
					12 (0xC) — PLL2 M Divider, divided by 2 (when M Divider is not bypassed)
					13 (0xD) — EEPROM Active
					14 (0xE) — PLL1 Secondary to Primary Switch in Automatic Mode
					15 (0xF) — PLL2 Secondary to Primary Switch in Automatic Mode
					The polarity of STATUS1 is set by the STAT1POL bit.
[3]	STAT1_POL	RW	1	Y	STATUS1 Output Polarity. The STAT1_POL bit defines the polarity of information presented on the STATUS1 output. If STAT1_POL is set to 1 then STATUS1 is active high, if STAT1_POL is 0 then STATUS1 is active low.
[2:0]	RESERVED	-	-	N	Reserved.

10.6.29 OSCCTL1 Register; R29

The OSCCTL1 register provides control over input reference clock features.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	DETECT_BYP	RW	0	Y	Signal Detector Bypass. When DETECT_BYP is 1 the output of the Signal Detector's, both Primary and Secondary are ingored and the inputs are always considered to be valid by the PLL control state machines. The DETECT_BYP bit has no effect on the Interrupt register or STATUS output's.
[6]	RESERVED	-	-	N	Reserved.
[5]	TERM2GND_SEC	RW	0	Y	Differential Termination to GND Control for Secondary Input. When TERM2GND_SEC is 1 an internal 50ohm termination to GND is selected on the Secondary input in differential mode.
[4]	TERM2GND_PRI	RW	0	Y	Differential Termination to GND Control for Primary Input. When TERM2GND_PRI is 1 an internal 50ohm termination to GND is selected on the Primary input in differential mode.
[3]	DIFFTERM_SEC	RW	0	Y	Differential Termination Control for Secondary Input. When DIFFTERM_SEC is 1 an internal 100ohm termination is selected on the Secondary input in differential mode.
[2]	DIFFTERM_PRI	RW	1	Y	Differential Termination Control for Primary Input. When DIFFTERM_PRI is 1 an internal 100ohm termination is selected on the Primary input in differential mode.
[1]	AC_MODE_SEC	RW	1	Y	AC Coupling Mode for Secondary Input. When AC_MODE_SEC is 1, this enables the internal input biasing to support an externally AC coupled input signal on the SECREF inputs. When AC_MODE_SEC is 0, the internal input bias is not used.
[0]	AC_MODE_PRI	RW	0	Y	AC Coupling Mode for Primary Input. When AC_MODE_PRI is 1, this enables the internal input biasing to support an externally AC coupled input signal on the PRIREF inputs. When AC_MODE_PRI is 0, the internal input bias is not used.

10.6.30 PWDN Register; R30

The PWDN register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.
[6]	CMOSCHPWDN	RW	0	Y	CMOS Output Channel Powerdown.
[5]	CH7PWDN	RW	0	Y	Output Channel 7 Powerdown. When CH7PWDN is 1, the MUX and divider of channel 7 will be disabled. To shut down entire output path (output MUX, divider and buffer), R43[5:4] should be set to 00 irrespective of R30.5.
[4]	CH6PWDN	RW	0	Y	Output Channel 6 Powerdown. When CH6PWDN is 1, the MUX and divider of channel 6 will be disabled. To shut down entire output path (output MUX, divider and buffer), R41[5:4] should be set to 00 irrespective of R30.4.
[3]	CH5PWDN	RW	0	Y	Output Channel 5 Powerdown. When CH5PWDN is 1, the MUX and divider of channel 5 will be disabled. To shut down entire output path (output MUX, divider and buffer), R39[5:4] should be set to 00 irrespective of R30.3.
[2]	CH4PWDN	RW	0	Y	Output Channel 4 Powerdown. When CH4PWDN is 1, the MUX and divider of channel 4 will be disabled. To shut down entire output path (output MUX, divider and buffer), R37[5:4] should be set to 00 irrespective of R30.2.
[1]	CH23PWDN	RW	0	Y	Output Channel 23 Powerdown. When CH23PWDN is 1, the MUX and divider of channels 2 and 3 will be disabled. To shut down entire output paths (output MUX, divider and buffers), R35[6:5] and R34[6:5] should be set to 00 irrespective of R30.1.
[0]	CH01PWDN	RW	0	Y	Output Channel 01 Powerdown. When CH01PWDN is 1, the MUX and divider of channels 0 and 1 will be disabled. To shut down entire output paths (output MUX, divider and buffers), R32[6:5] and R31[6:5] should be set to 00 irrespective of R30.0.

10.6.31 OUTCTL_0 Register; R31

The OUTCTL_0 register provides control over Output 0.

Bit #	Field	Type	Reset	EEPROM	Description	
[7]	CH_0_1_MUX	RW	1	Y	Channel's 0 and 1 Clock Source Mux Control.	
					CH_0_1_MUX	CH0/CH1 Clock Source
					0	PLL1
					1	PLL2
[6:5]	OUT_0_SEL[1:0]	RW	0x1	Y	Channel 0 Output Driver Format Select. The OUT_0_SEL field controls the Channel 0 Output Driver as shown below.	
					OUT_0_SEL	OUTPUT OPERATION
					0 (0x0)	Disabled
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL
					2 (0x2)	HCSL
					3 (0x3)	LVCMOS
[4:3]	OUT_0_MODE1[1:0]	RW	0x2	Y	Channel 0 Output Driver Mode1 Select.		
					OUT_0_MODE1	Diff-Mode, Itail	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Powerdown, tristate
					1 (0x1)	6 mA (AC-CML)	Powerdown, low
					2 (0x2)	8 mA (AC-LVPECL)	Powerup, negative polarity
					3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Powerup, positive polarity
[2:1]	OUT_0_MODE2[1:0]	RW	0x0	Y	Channel 0 Output Driver Mode2 Select.		
					OUT_0_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tristate	Powerdown, tristate
					1 (0x1)	50 Ω	Powerdown, low
					2 (0x2)	100 Ω	Powerup, negative polarity
					3 (0x3)	200 Ω	Powerup, positive polarity
[0]	RESERVED	-	-	N	Reserved.		

10.6.32 OUTCTL_1 Register; R32

The OUTCTL_1 register provides control over Output 1.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.
[6:5]	OUT_1_SEL[1:0]	RW	0x1	Y	Channel 1 Output Driver Format Select. The OUT_1_SEL field controls the Channel 1 Output Driver as shown below. 	OUT_1_SEL	OUTPUT OPERATION
---	---
0 (0x0)	Disabled
1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL
2 (0x2)	HCSL
3 (0x3)	LVCMOS	
[4:3]	OUT_1_MODE1[1:0]	RW	0x2	Y	Channel 1 Output Driver Mode1 Select. | OUT_1_MODE1	Diff-Mode, Itail	CMOS-Mode, Out_P
---	---	---
0 (0x0)	4 mA (AC-LVDS)	Powerdown, tristate
1 (0x1)	6 mA (AC-CML)	Powerdown, low
2 (0x2)	8 mA (AC-LVPECL)	Powerup, negative polarity
3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Powerup, positive polarity	
[2:1]	OUT_1_MODE2[1:0]	RW	0x0	Y	Channel 1 Output Driver Mode2 Select. | OUT_1_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
---	---	---
0 (0x0)	Tristate	Powerdown, tristate
1 (0x1)	50 Ω	Powerdown, low
2 (0x2)	100 Ω	Powerup, negative polarity
3 (0x3)	200 Ω	Powerup, positive polarity	
[0]	RESERVED	-	-	N	Reserved.

10.6.33 OUTDIV_0_1 Register; R33

Channel [1:0] Output Divider

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	OUT_0_1_DIV [7:0]	RW	0x01	Y	Channel's 0 and 1 Output Divider. The Channel 0 and 1 Divider, OUT_0_1_DIV, is a 8-bit divider. The valid values for OUT_0_1_DIV range from 1 to 256 as shown below. | OUT_0_1_DIV	DIVIDE RATIO
---	---
0 (0x00)	1
1 (0x01)	2
2 (0x02)	3
...	
255 (0xFF)	256	

10.6.34 OUTCTL_2 Register; R34

The OUTCTL_2 register provides control over Output 2.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	CH_2_3_MUX	RW	1	Y	Channel's 2 and 3 Clock Source Mux Control. | CH_2_3_MUX	CH2/CH3 Clock Source
---	---
0	PLL1
1	PLL2	

Bit #	Field	Type	Reset	EEPROM	Description		
[6:5]	OUT_2_SEL[1:0]	RW	0x1	Y	Channel 2 Output Driver Format Select. The OUT_2_SEL field controls the Channel 2 Output Driver as shown below.		
					OUT_2_SEL		OUTPUT OPERATION
					0 (0x0)		Disabled
					1 (0x1)		AC-LVDS/AC-CML/AC-LVPECL
					2 (0x2)		HCSL
					3 (0x3)		LVCMOS
[4:3]	OUT_2_MODE1[1:0]	RW	0x2	Y	Channel 2 Output Driver Mode1 Select.		
					OUT_2_MODE1	Diff-Mode, Itail	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Powerdown, tristate
					1 (0x1)	6 mA (AC-CML)	Powerdown, low
					2 (0x2)	8 mA (AC-LVPECL)	Powerup, negative polarity
					3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Powerup, positive polarity
[2:1]	OUT_2_MODE2[1:0]	RW	0x0	Y	Channel 2 Output Driver Mode2 Select.		
					OUT_2_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tristate	Powerdown, tristate
					1 (0x1)	50 Ω	Powerdown, low
					2 (0x2)	100 Ω	Powerup, negative polarity
					3 (0x3)	200 Ω	Powerup, positive polarity
[0]	RESERVED	-	-	N	Reserved.		

10.6.35 OUTCTL_3 Register; R35

The OUTCTL_3 register provides control over Output 3.

Bit #	Field	Type	Reset	EEPROM	Description		
[7]	RESERVED	-	-	N	Reserved.		
[6:5]	OUT_3_SEL[1:0]	RW	0x1	Y	Channel 3 Output Driver Format Select. The OUT_3_SEL field controls the Channel 3 Output Driver as shown below.		
					OUT_3_SEL		OUTPUT OPERATION
					0 (0x0)		Disabled
					1 (0x1)		AC-LVDS/AC-CML/AC-LVPECL
					2 (0x2)		HCSL
					3 (0x3)		LVCMOS
[4:3]	OUT_3_MODE1[1:0]	RW	0x2	Y	Channel 3 Output Driver Mode1 Select.		
					OUT_3_MODE1	Diff-Mode, Itail	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Powerdown, tristate
					1 (0x1)	6 mA (AC-CML)	Powerdown, low
					2 (0x2)	8 mA (AC-LVPECL)	Powerup, negative polarity
					3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Powerup, positive polarity
[2:1]	OUT_3_MODE2[1:0]	RW	0x0	Y	Channel 3 Output Driver Mode2 Select.		
					OUT_3_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tristate	Powerdown, tristate
					1 (0x1)	50 Ω	Powerdown, low
					2 (0x2)	100 Ω	Powerup, negative polarity
					3 (0x3)	200 Ω	Powerup, positive polarity
[0]	RESERVED	-	-	N	Reserved.		

10.6.36 OUTDIV_2_3 Register; R36

Channel [3:2] Output Divider

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	OUT_2_3_DIV [7:0]	RW	0x03	Y	Channel's 2 and 3 Output Divider. The Channel 2 and 3 Divider, OUT_2_3_DIV, is a 8-bit divider. The valid values for OUT_2_3_DIV range from 1 to 256 as shown below.
					OUT_2_3_DIV / DIVIDE RATIO
					0 (0x00) / 1
					1 (0x01) / 2
					2 (0x02) / 3
					...
					255 (0xFF) / 256

10.6.37 OUTCTL_4 Register; R37

The OUTCTL_4 register provides control over Output 4

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	CH_4_MUX[1:0]	RW	0x0	Y	Channel 4 Clock Source Mux Control.
					CH_4_MUX / CH4 Clock Source
					0 (0x0) / PLL1
					1 (0x1) / PLL2
					2 (0x2) / PRIMARY REFERENCE
					3 (0x3) / SECONDARY REFERENCE
					When the doubler is enabled the Primary and Secondary Reference options will reflect the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is by-passed.
[5:4]	OUT_4_SEL[1:0]	RW	0x1	Y	Channel 4 Output Driver Format Select. The OUT_4_SEL field controls the Channel 4 Output Driver as shown below.
					OUT_1_SEL / OUTPUT OPERATION
					0 (0x0) / Disabled
					1 (0x1) / AC-LVDS/AC-CML/AC-LVPECL
					2 (0x2) / HCSL
					3 (0x3) / LVCMOS
[3:2]	OUT_4_MODE1[1:0]	RW	0x2	Y	Channel 4 Output Driver Mode1 Select.
					OUT_4_MODE1 / Diff-Mode, Itail / CMOS-Mode, Out_P
					0 (0x0) / 4 mA (AC-LVDS) / Powerdown, tristate
					1 (0x1) / 6 mA (AC-CML) / Powerdown, low
					2 (0x2) / 8 mA (AC-LVPECL) / Powerup, negative polarity
					3 (0x3) / 16 mA (HCSL) or 8 mA (AC-LVPECL) / Powerup, positive polarity
[1:0]	OUT_4_MODE2[1:0]	RW	0x0	Y	Channel 4 Output Driver Mode2 Select.
					OUT_4_MODE2 / Diff-Mode, Rload in HCSL mode / CMOS=Mode, Out_N
					0 (0x0) / Tristate / Powerdown, tristate
					1 (0x1) / 50 Ω / Powerdown, low
					2 (0x2) / 100 Ω / Powerup, negative polarity
					3 (0x3) / 200 Ω / Powerup, positive polarity

10.6.38 OUTDIV_4 Register; R38

Channel 4 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	OUT_4_DIV[7:0]	RW	0x02	Y	Channel 4 Output Divider. The Channel 4 Divider, OUT_4_DIV, is a 8-bit divider. The valid values for OUT_4_DIV range from 1 to 256 as shown below. The divider only operates on Channel 4 when the clock source is PLL or PLL2.
					OUT_4_DIV / DIVIDE RATIO
					0 (0x00) / 1
					1 (0x01) / 2
					2 (0x02) / 3
					... /
					255 (0xFF) / 256

10.6.39 OUTCTL_5 Register; R39

The OUTCTL_5 register provides control over Output 5.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	CH_5_MUX[1:0]	RW	0x0	Y	Channel 5 Clock Source Mux Control.
					CH_5_MUX / CH5 Clock Source
					0 (0x0) / PLL1
					1 (0x1) / PLL2
					2 (0x2) / PRIMARY REFERENCE
					3 (0x3) / SECONDARY REFERENCE
					When the doubler is enabled the Primary and Secondary Reference options will reflect the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is by-passed.
[5:4]	OUT_5_SEL[1:0]	RW	0x1	Y	Channel 5 Output Driver Format Select. The OUT_5_SEL field controls the Channel 5 Output Driver as shown below.
					OUT_1_SEL / OUTPUT OPERATION
					0 (0x0) / Disabled
					1 (0x1) / AC-LVDS/AC-CML/AC-LVPECL
					2 (0x2) / HCSL
					3 (0x3) / LVCMOS
[3:2]	OUT_5_MODE1[1:0]	RW	0x2	Y	Channel 5 Output Driver Mode1 Select.
					OUT_5_MODE1 / Diff-Mode, Itail / CMOS-Mode, Out_P
					0 (0x0) / 4 mA (AC-LVDS) / Powerdown, tristate
					1 (0x1) / 6 mA (AC-CML) / Powerdown, low
					2 (0x2) / 8 mA (AC-LVPECL) / Powerup, negative polarity
					3 (0x3) / 16 mA (HCSL) or 8 mA (AC-LVPECL) / Powerup, positive polarity
[1:0]	OUT_5_MODE2[1:0]	RW	0x0	Y	Channel 5 Output Driver Mode2 Select.
					OUT_5_MODE2 / Diff-Mode, Rload in HCSL mode / CMOS=Mode, Out_N
					0 (0x0) / Tristate / Powerdown, tristate
					1 (0x1) / 50 Ω / Powerdown, low
					2 (0x2) / 100 Ω / Powerup, negative polarity
					3 (0x3) / 200 Ω / Powerup, positive polarity

10.6.40 OUTDIV_5 Register; R40

Channel 5 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	OUT_5_DIV[7:0]	RW	0x02	Y	Channel 5 Output Divider. The Channel 5 Divider, OUT_5_DIV, is a 8-bit divider. The valid values for OUT_5_DIV range from 1 to 256 as shown below. The divider only operates on Channel 5 when the clock source is PLL or PLL2.
					OUT_5_DIV DIVIDE RATIO
					0 (0x00) 1
					1 (0x01) 2
					2 (0x02) 3
					...
					255 (0xFF) 256

10.6.41 OUTCTL_6 Register; R41

The OUTCTL_6 register provides control over Output 6.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	CH_6_MUX[1:0]	RW	0x0	Y	Channel 6 Clock Source Mux Control.
					CH_6_MUX CH6 Clock Source
					0 (0x0) PLL1
					1 (0x1) PLL2
					2 (0x2) PRIMARY REFERENCE
					3 (0x3) SECONDARY REFERENCE
					When the doubler is enabled the Primary and Secondary Reference options will reflect the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is by-passed.
[5:4]	OUT_6_SEL[1:0]	RW	0x1	Y	Channel 6 Output Driver Format Select. The OUT_6_SEL field controls the Channel 6 Output Driver as shown below.
					OUT_1_SEL OUTPUT OPERATION
					0 (0x0) Disabled
					1 (0x1) AC-LVDS/AC-CML/AC-LVPECL
					2 (0x2) HCSL
					3 (0x3) LVCMOS
[3:2]	OUT_6_MODE1[1:0]	RW	0x2	Y	Channel 6 Output Driver Mode1 Select.
					OUT_6_MODE1 Diff-Mode, Itail CMOS-Mode, Out_P
					0 (0x0) 4 mA (AC-LVDS) Powerdown, tristate
					1 (0x1) 6 mA (AC-CML) Powerdown, low
					2 (0x2) 8 mA (AC-LVPECL) Powerup, negative polarity
					3 (0x3) 16 mA (HCSL) or 8 mA (AC-LVPECL) Powerup, positive polarity
[1:0]	OUT_6_MODE2[1:0]	RW	0x0	Y	Channel 6 Output Driver Mode2 Select.
					OUT_6_MODE2 Diff-Mode, Rload in HCSL mode CMOS=Mode, Out_N
					0 (0x0) Tristate Powerdown, tristate
					1 (0x1) 50 Ω Powerdown, low
					2 (0x2) 100 Ω Powerup, negative polarity
					3 (0x3) 200 Ω Powerup, positive polarity

10.6.42 OUTDIV_6 Register; R42

Channel 6 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description	
[7:0]	OUT_6_DIV[7:0]	RW	0x05	Y	Channel 6 Output Divider. The Channel 6 Divider, OUT_6_DIV, is a 8-bit divider. The valid values for OUT_6_DIV range from 1 to 256 as shown below. The divider only operates on Channel 6 when the clock source is PLL or PLL2.	
					OUT_6_DIV	DIVIDE RATIO
					0 (0x00)	1
					1 (0x01)	2
					2 (0x02)	3
					...	
					255 (0xFF)	256

10.6.43 OUTCTL_7 Register; R43

The OUTCTL_7 register provides control over Output 7.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	CH_7_MUX[1:0]	RW	0x0	Y	Channel 7 Clock Source Mux Control.	
					CH_7_MUX	CH7 Clock Source
					0 (0x0)	PLL1
					1 (0x1)	PLL2
					2 (0x2)	PRIMARY REFERENCE
					3 (0x3)	SECONDARY REFERENCE
					When the doubler is enabled the Primary and Secondary Reference options will reflect the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is by-passed.	
[5:4]	OUT_7_SEL[1:0]	RW	0x1	Y	Channel 7 Output Driver Format Select. The OUT_7_SEL field controls the Channel 7 Output Driver as shown below.	
					OUT_1_SEL	OUTPUT OPERATION
					0 (0x0)	Disabled
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL
					2 (0x2)	HCSL
					3 (0x3)	LVCMOS

Bit #	Field	Type	Reset	EEPROM	Description		
[3:2]	OUT_7_MODE1[1:0]	RW	0x2	Y	Channel 7 Output Driver Mode1 Select.		
					OUT_7_MODE1	Diff-Mode, Itail	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Powerdown, tristate
					1 (0x1)	6 mA (AC-CML)	Powerdown, low
					2 (0x2)	8 mA (AC-LVPECL)	Powerup, negative polarity
					3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Powerup, positive polarity
[1:0]	OUT_7_MODE2[1:0]	RW	0x0	Y	Channel 7 Output Driver Mode2 Select.		
					OUT_7_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tristate	Powerdown, tristate
					1 (0x1)	50 Ω	Powerdown, low
					2 (0x2)	100 Ω	Powerup, negative polarity
					3 (0x3)	200 Ω	Powerup, positive polarity

10.6.44 OUTDIV_7 Register; R44

Channel 7 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	OUT_7_DIV [7:0]	RW	0x05	Y	Channel 7 Output Divider. The Channel 7 Divider, OUT_7_DIV, is a 8-bit divider. The valid values for OUT_7_DIV range from 1 to 256 as shown below. The divider only operates on Channel 7 when the clock source is PLL or PLL2.
					OUT_7_DIV / DIVIDE RATIO
					0 (0x00) / 1
					1 (0x01) / 2
					2 (0x02) / 3
					...
					255 (0xFF) / 256

10.6.45 CMOSDIVCTRL Register; R45

CMOS Output Divider Control. The CMOS Clock Outputs provided on STATUS0 and STATUS1 can come from either CMOS Divider0 or CMOS Divider1. Additionally the clock source routed to the CMOS Dividers can come from either the PLL1 LVCMOS Pre-Divider or the PLL2 LVCMOS Pre-Divider.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	PLL2CMOS PREDIV[1:0]	RW	0x0	Y	PLL2 LVCMOS Pre-Divider Selection. The PLL2CMOSPREDIV field selects the divider value for the PLL2 pre-divider that drives the CMOS Dividers.
					PLL2CMOSPREDIV / Divider Value
					0 (0x0) / Disabled
					1 (0x1) / 4
					2 (0x2) / 5
					3 (0x3) / Reserved
[5:4]	PLL1CMOS PREDIV[1:0]	RW	0x0	Y	PLL1 LVCMOS Pre-Divider Selection. The PLL1CMOSPREDIV field selects the divider value for the PLL1 pre-divider that drives the CMOS Dividers.
					PLL1CMOSPREDIV / Divider Value
					0 (0x0) / Disabled
					1 (0x1) / 4
					2 (0x2) / 5
					3 (0x3) / Reserved
[3:2]	STATUS1M UX[1:0]	RW	0x2	Y	STATUS1 Mux Selection. The STATUS1MUX field controls the signal source for the STATUS1 Pin as described below.
					STATUS1MUX / STATUS1 OPERATION
					0 (0x0) / LVCMOS Clock, from STATUS0 Divider
					1 (0x1) / LVCMOS Clock, from STATUS1 Divider
					2 (0x2) / Normal Status Operation
					3 (0x3) / STATUS1 Disabled
[1:0]	STATUS0M UX[1:0]	RW	0x2	Y	STATUS0 Mux Selection. The STATUS0MUX field controls the signal source for the STATUS0 Pin as described below.
					STATUS0MUX / STATUS0 OPERATION
					0 (0x0) / LVCMOS Clock, from STATUS0 Divider
					1 (0x1) / LVCMOS Clock, from STATUS1 Divider
					2 (0x2) / Normal Status Operation
					3 (0x3) / STATUS0 Disabled

10.6.46 CMOSDIV0 Register; R46

CMOS Output Divider 0

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	CMOSDIV0 [7:0]	RW	0x00	Y	CMOS Output Divider 0. The CMOS Divider0, CMOSDIV0, is a 8-bit divider that divides the clock source from the PLL1 LVCMOS Pre-Divider output. The valid values for CMOSDIV0 range from 1 to 256 as shown below.
					CMOSDIV0 / DIVIDE RATIO
					0 (0x00) / Disabled
					1 (0x01), 2 (0x02), 3 (0x03), 4 (0x04), 5 (0x05) / 6
					6 (0x06) / 7
					7 (0x07) / 8
					...
					255 (0xFF) / 256
					Whenever CMOS Divider0 is disabled, by setting CMOSDIV0 to 0, a Software reset should be issued, by setting SWRCMOSCH to 1, after the divider is programmed to a nonzero value.

10.6.47 CMOSDIV1 Register; R47

CMOS Output Divider 1

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	CMOSDIV1 [7:0]	RW	0x0	Y	CMOS Output Divider 1. The CMOS Divider1, CMOSDIV1, is a 8-bit divider that divides the clock source from the PLL2 LVCMOS Pre-Divider output. The valid values for CMOSDIV1 range from 1 to 256 as shown below.
					CMOSDIV1 / DIVIDE RATIO
					0 (0x00) / Disabled
					1 (0x01), 2 (0x02), 3 (0x03), 4 (0x04), 5 (0x05) / 6
					6 (0x06) / 7
					7 (0x07) / 8
					...
					255 (0xFF) / 256
					Whenever CMOS Divider1 is disabled, by setting CMOSDIV1 to 0, a Software reset should be issued, by setting SWRCMOSCH to 1, after the divider is programmed to a nonzero value.

10.6.48 STATUS_SLEW Register; R49

Status CMOS Output Slew Control

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:2]	STATUS1SLEW[1:0]	RW	0x0	Y	STATUS1 Slew Control. The STATUS1SLEW field controls the slew rate of the STATUS1 output as shown below.
					STATUS1SLEW / STATUS1 Rise/Fall Time
					0 (0x0) / Fast (0.35 ns)
					1 (0x1) / RESERVED
					2 (0x2) / Slow (2.1 ns)
					3 (0x3) / RESERVED
[1:0]	STATUS0SLEW[1:0]	RW	0x0	Y	STATUS0 Slew Control. The STATUS0SLEW field controls the slew rate of the STATUS0 output as shown below.
					STATUS0SLEW / STATUS0 Rise/Fall Time
					0 (0x0) / Fast (0.35 ns)
					1 (0x1) / RESERVED
					2 (0x2) / Slow (2.1 ns)
					3 (0x3) / RESERVED

10.6.49 IPCLKSEL Register; R50

Input Clock Select

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	SECBUFSEL [1:0]	RW	0x2	Y	Secondary Input Buffer Selection. SECBUFSEL configures the Secondary Input Buffer as follows.	
					SECBUFSEL	Mode
					0 (0x0)	Single-ended Input
					1 (0x1)	Differential Input
					2 (0x2)	Crystal Input
					3 (0x3)	Disabled
[5:4]	PRIBUFSEL[1:0]	RW	0x1	Y	Primary Input Buffer Selection. PRIBUFSEL configures the Primary Input Buffer as follows.	
					PRIBUFSEL	Mode
					0 (0x0)	Single-ended Input
					1 (0x1)	Differential Input
					2 (0x2)	Disabled
					3 (0x3)	Disabled
[3:2]	INSEL_PLL2[1:0]	RW	0x1	Y	Reference Input Selection for PLL2. INSEL_PLL2 Determines the input select for PLL2 as follows.	
					INSEL_PLL2	Input Mode
					0 (0x0)	Automatic, Primary is preferred.
					1 (0x1)	Determined by external pin, REFSEL.
					2 (0x2)	Primary Input Selected.
					3 (0x3)	Secondary Input Selected.
					When INSEL_PLL2 is equal to b01 the REFSEL pin determines the reference clock source for PLL2 as follows.	
					REFSEL	PLL2 Reference Clock
					0	PLL2 Reference is Secondary Input
					V_{IM}	PLL2 Reference is Secondary Input
					1	PLL2 Input MUX is set to Automatic Mode
[1:0]	INSEL_PLL1[1:0]	RW	0x1	Y	Reference Input Selection for PLL1. INSEL_PLL1 Determines the input select for PLL1 as follows.	
					INSEL_PLL1	Input Mode
					0 (0x0)	Automatic, Primary is preferred.
					1 (0x1)	Determined by external pin, REFSEL.
					2 (0x2)	Primary Input Selected.
					3 (0x3)	Secondary Input Selected.
					When INSEL_PLL1 is equal to b01 the REFSEL pin determines the reference clock source for PLL1 as follows.	
					REFSEL	PLL1 Reference Clock
					0	PLL1 Reference is Primary input
					V_{IM}	PLL1 Input MUX is set to Automatic Mode
					1	PLL1 Input MUX is set to Automatic Mode

10.6.50 IPCLKCTL Register; R51

Input Clock Control

Bit #	Field	Type	Reset	EEPROM	Description	
[7]	CLKMUX_BYPASS	RW	0	Y	Clock Mux Bypass. Controls whether the glitch-less clock mux on the the Primary and Secondary Reference paths is enabled. When CLKMUX_BYPASS is 1 then the clock mux is by-passed.	
[6:3]	RESERVED	RW	0x0	Y	Reserved.	
[2]	SECONSWITCH	RW	0	Y	Secondary Crystal Input Buffer On after Switch. Determines whether the Secondary Crystal Input Buffer remains on after a switch back to the Primary Input. If SECONSWITCH is 0 then the Secomdary Crystal Input Buffer is disabled after a switch back to the Primary input. If SECONSWITCH is 1 then the Secondary Crystal Input Buffer remains active after a switch back to the Primary input.	
[1]	SECBUFGAIN	RW	1	Y	Secondary Input Buffer Gain.	
					SECBUFGAIN	GAIN
					0	Minimum
					1	Maximum
[0]	PRIBUFGAIN	RW	1	Y	Primary Input Buffer Gain.	
					PRIBUFGAIN	GAIN
					0	Minimum
					1	Maximum

10.6.51 PLL1_RDIV Register; R52

R Divider for PLL1

Bit #	Field	Type	Reset	EEPROM	Description	
[7:3]	RESERVED	-	-	N	Reserved.	
[2:0]	PLL1RDIV[2:0]	RW	0x0	Y	PLL1 R Divider. PLL1 R Divider ratio is set by PLL1RDIV.	
					PLL1RDIV	PLL1 R-Divider Value
					0 (0x0)	Bypass
					1 (0x1)	2
					...	...
					7 (0x7)	8

10.6.52 PLL1_MDIV Register; R53

M Divider for PLL1

Bit #	Field	Type	Reset	EEPROM	Description	
[7:5]	RESERVED	-	-	N	Reserved.	
[4:0]	PLL1MDIV[4:0]	RW	0x00	Y	PLL1 M Divider. PLL1 M Divider ratio is set by PLL1MDIV.	
					PLL1MDIV	PLL1 M-Divider Value
					0 (0x00)	Bypass
					1 (0x01)	2
					...	...
					31 (0x1F)	32

10.6.53 PLL2_RDIV Register; R54

R Divider for PLL2

Bit #	Field	Type	Reset	EEPROM	Description	
[7:3]	RESERVED	-	-	N	Reserved.	
[2:0]	PLL2RDIV[2:0]	RW	0x0	Y	PLL2 R Divider. PLL2 R Divider ratio is set by PLL2RDIV.	
					PLL2RDIV	PLL2 R-Divider Value
					0 (0x0)	Bypass
					1 (0x1)	2
					...	...
					7 (0x7)	8

10.6.54 PLL2_MDIV Register; R55

M Divider for PLL2

Bit #	Field	Type	Reset	EEPROM	Description	
[7:5]	RESERVED	-	-	N	Reserved.	
[4:0]	PLL2MDIV[4:0]	RW	0x00	Y	PLL2 M Divider. PLL2 M Divider ratio is set by PLL2MDIV.	
					PLL2MDIV	PLL2 M-Divider Value
					0 (0x00)	Bypass
					1 (0x01)	2
					...	...
					31 (0x1F)	32

10.6.55 PLL1_CTRL0 Register; R56

The PLL1_CTRL0 register provides control of PLL1. The PLL1_CTRL0 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:5]	RESERVED	-	-	N	Reserved.	
[4:2]	PLL1_P[2:0]	RW	0x7	Y	PLL1 Post-Divider. The PLL1_P field selects the PLL1 post-divider value as follows.	
					PLL1_P	Post Divider Value
					0 (0x0)	2
					1 (0x1)	2
					2 (0x2)	3
					3 (0x3)	4
					4 (0x4)	5
					5 (0x5)	6
					6 (0x6)	7
					7 (0x7)	8
[1]	PLL1_SYNC_EN	RW	1	Y	PLL1 SYNC Enable. If PLL1_SYNC_EN is 1 then a SYNC event will cause all channels which use PLL1 as a clock source to be re-synchronized.	
[0]	PLL1_PDN	RW	0	Y	PLL1 Powerdown. The PLL1_PDN bit determines whether PLL1 is automatically enabled and calibrated after a hardware reset. If the PLL1_PDN bit is set to 1 during normal operation then PLL1 is disabled and the calibration circuit is reset. When PLL1_PDN is then cleared to 0 PLL is re-enabled and the calibration sequence is automatically restarted.	
					PLL1_PDN	PLL1 STATE
					0	PLL1 Enabled
					1	PLL1 Disabled

10.6.56 PLL1_CTRL1 Register; R57

The PLL1_CTRL1 register provides control of PLL1. The PLL1_CTRL1 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5]	RESERVED	RW	0	Y	Reserved.
[4]	PRI_D	RW	1	Y	Primary Reference Doubler Enable. If PRI_D is 1 the Primary Input Frequency Doubler is enabled.
[3:0]	PLL1_CP[3:0]	RW	0x8	Y	PLL1 Charge Pump Gain. The PLL1_CP sets the chargepump current as follows.
					PLL1_CP	Icp (mA)
					1 (0x1)	0.4
					2 (0x2)	0.8
					3 (0x3)	1.2
					4 (0x4)	1.6
					5 (0x5)	2.0
					6 (0x6)	2.4
					7 (0x7)	2.8
					8 (0x8)	6.4

10.6.57 PLL1_NDIV_BY1 Register; R58

The 12-bit N integer divider value for PLL1 is set by the PLL1_NDIV_BY1 and PLL1_NDIV_BY0 registers.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:0]	PLL1_NDIV[11:8]	RW	0x0	Y	PLL1 N Divider Byte 1. PLL1 Integer N Divider bits 11 to 8.
					PLL1_NDIV	DIVIDER RATIO
					0 (0x000)	1
					1 (0x001)	1
					...	...
					4095 (0xFFF)	4095

10.6.58 PLL1_NDIV_BY0 Register; R59

The PLL1_NDIV_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_NDIV[7:0]	RW	0x66	Y	PLL1 N Divider Byte 0. PLL1 Integer N Divider bits 7 to 0.

10.6.59 PLL1_FRACNUM_BY2 Register; R60

The Fractional Divider Numerator value for PLL1 is set by registers PLL1_FRACNUM_BY2, PLL1_FRACNUM_BY1 and PLL1_FRACNUM_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5:0]	PLL1_NUM[21:16]	RW	0x00	Y	PLL1 Fractional Divider Numerator Byte 2. Bits 21 to 16.

10.6.60 PLL1_FRACNUM_BY1 Register; R61

The PLL1_FRACNUM_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_NUM[15:8]	RW	0x00	Y	PLL1 Fractional Divider Numerator Byte 1. Bits 15 to 8.

10.6.61 PLL1_FRACNUM_BY0 Register; R62

The PLL1_FRACNUM_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_NUM[7:0]	RW	0x00	Y	PLL1 Fractional Divider Numerator Byte 0. Bits 7 to 0.

10.6.62 PLL_FRACDEN_BY2 Register; R63

The Fractional Divider Denominator value for PLL1 is set by registers PLL1_FRACDEN_BY2, PLL1_FRACDEN_BY1 and PLL1_FRACDEN_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5:0]	PLL1_DEN[21:16]	RW	0x00	Y	PLL1 Fractional Divider Denominator Byte 2. Bits 21 to 16.

10.6.63 PLL1_FRACDEN_BY1 Register; R64

The PLL1_FRACDEN_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_DEN[15:8]	RW	0x00	Y	PLL1 Fractional Divider Denominator Byte 1. Bits 15 to 8.

10.6.64 PLL1_FRACDEN_BY0 Register; R65

The PLL1_FRACDEN_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_DEN[7:0]	RW	0x00	Y	PLL1 Fractional Divider Denominator Byte 0. Bits 7 to 0.

10.6.65 PLL1_MASHCTRL Register; R66

The PLL1_MASHCTRL register provides control of the fractional divider for PLL1.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:4]	RESERVED	-	-	N	Reserved.	
[3:2]	PLL1_DTHRMODE[1:0]	RW	0x3	Y	Mash Engine dither mode control.	
					DITHERMODE	Dither Configuration
					0 (0x0)	Weak
					1 (0x1)	Medium
					2 (0x2)	Strong
					3 (0x3)	Dither Disabled
[1:0]	PLL1_ORDER[1:0]	RW	0x0	Y	Mash Engine Order.	
					ORDER	Order Configuration
					0 (0x0)	Integer Mode Divider
					1 (0x1)	1st order
					2 (0x2)	2nd order
					3 (0x3)	3rd order

10.6.66 PLL1_LF_R2 Register; R67

The PLL1_LF_R2 register controls the value of the PLL1 Loop Filter R2.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	RESERVED	-	-	N	Reserved.	
[5:0]	PLL1_LF_R2[5:0]	RW	0x24	Y	PLL1 Loop Filter R2. NOTE: Table below lists commonly used R2 values but more selections are available.	
					PLL1_LF_R2[5:0]	R2 (Ω)
					1 (0x01)	236
					2 (0x02)	336
					4 (0x04)	536
					8 (0x08)	735
					32 (0x20)	1636
					48 (0x30)	2418

10.6.67 PLL1_LF_C1 Register; R68

The PLL1_LF_C1 register controls the value of the PLL1 Loop Filter C1.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL1_LF_C1[2:0]	RW	0x0	Y	PLL1 Loop Filter C1. The value in pF is given by 5 + 50 * PLL_LF_C1 (in binary).

10.6.68 PLL1_LF_R3 Register; R69

The PLL1_LF_R3 register controls the value of the PLL1 Loop Filter R3.

Bit #	Field	Type	Reset	EEPROM	Description	
[7]	RESERVED	-	-	N	Reserved.	
[6:0]	PLL1_LF_R3[6:0]	RW	0x00	Y	PLL1 Loop Filter R3. NOTE: Table below lists commonly used R3 values but more selections are available.	
					PLL1_LF_R3[6:0]	R3 (Ω)
					0 (0x00)	18
					2 (0x02)	318
					4 (0x04)	518
					8 (0x08)	717
					16 (0x10)	854
					32 (0x20)	1654
					64 (0x40)	3254

10.6.69 PLL1_LF_C3 Register; R70

The PLL1_LF_C3 register controls the value of the PLL1 Loop Filter C3.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL1_LF_C3[2:0]	RW	0x0	Y	PLL1 Loop Filter C3. The value in pF is given by 5 * PLL_LF_C3 (in binary).

10.6.70 PLL2_CTRL0 Register; R71

The PLL2_CTRL0 register provides control of PLL2. The PLL2_CTRL0 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:5]	RESERVED	-	-	N	Reserved.
[4:2]	PLL2_P[2:0]	RW	0x7	Y	PLL2 Post-Divider. The PLL2_P field selects the PLL2 post-divider value as follows.
					PLL2_P / Post Divider Value
					0 (0x0) / 2
					1 (0x1) / 2
					2 (0x2) / 3
					3 (0x3) / 4
					4 (0x4) / 5
					5 (0x5) / 6
					6 (0x6) / 7
					7 (0x7) / 8
[1]	PLL2_SYNC_EN	RW	1	Y	PLL2 SYNC Enable. If PLL2_SYNC_EN is 1 then a SYNC event will cause all channels which use PLL2 has a clock source to be re synchronized.
[0]	PLL2_PDN	RW	0	Y	PLL2 Powerdown. The PLL2_PDN bit determines whether PLL2 is automatically enabled and calibrated after a hardware reset. If the PLL2_PDN bit is set to 1 during normal operation then PLL2 is disabled and the calibration circuit is reset. When PLL2_PDN is then cleared to 0 PLL2 is re-enabled and the calibration sequence is automatically restarted.
					PLL2_PDN / PLL2-state
					0 / PLL2 Enabled
					1 / PLL2 Disabled

10.6.71 PLL2_CTRL1 Register; R72

The PLL2_CTRL1 register provides control of PLL2. The PLL2_CTRL1 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5]	RESERVED	RW	0	Y	Reserved.
[4]	SEC_D	RW	1	Y	Secondary Reference Doubler Enable. If SEC_D is 1 the Secondary Input Frequency Doubler is enabled.
[3:0]	PLL2_CP[3:0]	RW	0x8	Y	PLL2 Charge Pump Gain. The PLL2_CP sets the charge pump current as follows.
					PLL2_CP / Icp (mA)
					1 (0x1) / 0.4
					2 (0x2) / 0.8
					3 (0x3) / 1.6
					4 (0x4) / 6.4
					5 (0x5) / 1.2
					6 (0x6) / 2.0
					7 (0x7) / 2.4
					8 (0x8) / 2.8

10.6.72 PLL2_NDIV_BY1 Register; R73

The 12-bit N integer divider value for PLL2 is set by the PLL2_NDIV_BY1 and PLL2_NDIV_BY0 registers.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:4]	RESERVED	-	-	N	Reserved.	
[3:0]	PLL2_NDIV[11:8]	RW	0x0	Y	PLL2 N Divider Byte 1. PLL2 Integer N Divider bits 11 to 8.	
					PLL2_NDIV	DIVIDER RATIO
					0 (0x000)	1
					1 (0x001)	1
					...	...
					4095 (0xFFF)	4095

10.6.73 PLL2_NDIV_BY0 Register; R74

The PLL2_NDIV_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_NDIV[7:0]	RW	0x64	Y	PLL2 N Divider Byte 0. PLL2 Integer N Divider bits 7 to 0.

10.6.74 PLL2_FRACNUM_BY2 Register; R75

The Fractional Divider Numerator value for PLL2 is set by registers PLL2_FRACNUM_BY2, PLL2_FRACNUM_BY1 and PLL2_FRACNUM_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5:0]	PLL2_NUM[21:16]	RW	0x00	Y	PLL2 Fractional Divider Numerator Byte 2. Bits 21 to 16.

10.6.75 PLL2_FRACNUM_BY1 Register; R76

The PLL2_FRACNUM_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_NUM[15:8]	RW	0x00	Y	PLL2 Fractional Divider Numerator Byte 1. Bits 15 to 8.

10.6.76 PLL2_FRACNUM_BY0 Register; R77

The PLL2_FRACNUM_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_NUM[7:0]	RW	0x00	Y	PLL2 Fractional Divider Numerator Byte 0. Bits 7 to 0.

10.6.77 PLL2_FRACDEN_BY2 Register; R78

The Fractional Divider Denominator value for PLL2 is set by registers PLL2_FRACDEN_BY2, PLL2_FRACDEN_BY1 and PLL2_FRACDEN_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5:0]	PLL2_DEN[21:16]	RW	0x00	Y	PLL2 Fractional Divider Denominator Byte 2. Bits 21 to 16.

10.6.78 PLL2_FRACDEN_BY1 Register; R79

The PLL2_FRACDEN_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_DEN[15:8]	RW	0x00	Y	PLL2 Fractional Divider Denominator Byte 1. Bits 15 to 8.

10.6.79 PLL2_FRACDEN_BY0 Register; R80

The PLL2_FRACDEN_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_DEN[7:0]	RW	0x00	Y	PLL2 Fractional Divider Denominator Byte 0. Bits 7 to 0.

10.6.80 PLL2_MASHCTRL Register; R81

The PLL2_MASHCTRL register provides control of the fractional divider for PLL2.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:4]	RESERVED	-	-	N	Reserved.	
[3:2]	PLL2_DTHRMODE[1:0]	RW	0x3	Y	Mash Engine dither mode control.	
					DITHERMODE	Dither Configuration
					0 (0x0)	Weak
					1 (0x1)	Medium
					2 (0x2)	Strong
					3 (0x3)	Dither Disabled
[1:0]	PLL2_ORDER[1:0]	RW	0x0	Y	Mash Engine Order.	
					ORDER	Order Configuration
					0 (0x0)	Integer Mode Divider
					1 (0x1)	1st order
					2 (0x2)	2nd order
					3 (0x3)	3rd order

10.6.81 PLL2_LF_R2 Register; R82

The PLL2_LF_R2 register controls the value of the PLL2 Loop Filter R2.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	RESERVED	-	-	N	Reserved.	
[5:0]	PLL2_LF_R2[5:0]	RW	0x24	Y	PLL2 Loop Filter R2. NOTE: Table below lists commonly used R2 values but more selections are available.	
					PLL2_LF_R2[5:0]	R2 (Ω)
					1 (0x01)	236
					2 (0x02)	336
					4 (0x04)	536
					8 (0x08)	735
					32 (0x20)	1636
					48 (0x30)	2418

10.6.82 PLL2_LF_C1 Register; R83

The PLL2_LF_C1 register controls the value of the PLL2 Loop Filter C1.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL2_LF_C1[2:0]	RW	0x0	Y	PLL2 Loop Filter C1. The value in pF is given by 5 + 50 * PLL2_LF_C1 (in binary).

10.6.83 PLL2_LF_R3 Register; R84

The PLL2_LF_R3 register controls the value of the PLL2 Loop Filter R3.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.
[6:0]	PLL2_LF_R3[6:0]	RW	0x00	Y	PLL2 Loop Filter R3. NOTE: Table below lists commonly used R3 values but more selections are available. | PLL1_LF_R3[6:0]	R3 (Ω)
---	---
0 (0x00)	18
2 (0x02)	318
4 (0x04)	518
8 (0x08)	717
16 (0x10)	854
32 (0x20)	1654
64 (0x40)	3254	

10.6.84 PLL2_LF_C3 Register; R85

The PLL2_LF_C3 register controls the value of the PLL2 Loop Filter C3.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL2_LF_C3[2:0]	RW	0x0	Y	PLL2 Loop Filter C3. The value in pF is given by 5 * PLL2_LF_C3 (in binary).

10.6.85 XO_MARGINING Register; R86

Margin Control

Bit #	Field	Type	Reset	EEPROM	Description	
[7]	RESERVED	-	-	N	Reserved.	
[6:4]	MARGIN_DIG_STEP[2:0]	R	0x0	N	Margin Digital Step. MARGIN_DIG_STEP allows the current level of the margin selection pin (GPIO[5]) to be read.	
					MARGIN_DIG_STEP	Value
					0 (0x0)	STEP1
					1 (0x1)	STEP2
					2 (0x2)	STEP3
					3 (0x3)	STEP4. (Nominal loading for zero frequency offset
					4 (0x4)	STEP5
					5 (0x5)	STEP6
					6 (0x6)	STEP7
					7 (0x7)	STEP8
[3:2]	MARGIN_OPTION[1:0]	RW	0x0	Y	Margin Option Select. The MARGIN_OPTION field defines the operation of the Frequency Margining as follows.	
					MARGIN_OPTIONS	MARGIN Mode
					0 (0x0)	Margining Enabled when GPIO4 pin is low. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). When GPIO4 pin is high, STEP4 offset value is selected to use the nominal crystal loading.
					1 (0x1)	Margining Enabled. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). GPIO4 pin state is ignored.
					2 (0x2)	Margining Enabled. Frequency offset is controlled by XOOFFSET_SW register bits (R104 and R105).
[1:0]	RESERVED	-	-		N	Reserved.

10.6.86 XO_OFFSET_GPIO5_STEP_1_BY1 Register; R88

XO Margining Step 1 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP1[9:8]	RW	0x0	Y	XO Margining Step 1 Offset Value.

10.6.87 XO_OFFSET_GPIO5_STEP_1_BY0 Register; R89

XO Margining Step 1 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP1[7:0]	RW	0xDE	Y	XO Margining Step 1 Offset Value.

10.6.88 XO_OFFSET_GPIO5_STEP_2_BY1 Register; R90

XO Margining Step 1 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP2[9:8]	RW	0x1	Y	XO Margining Step 2 Offset Value.

10.6.89 XO_OFFSET_GPIO5_STEP_2_BY0 Register; R91

XO Margining Step 2 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP2[7:0]	RW	0x18	Y	XO Margining Step 2 Offset Value.

10.6.90 XO_OFFSET_GPIO5_STEP_3_BY1 Register; R92

XO Margining Step 3 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP3[9:8]	RW	0x1	Y	XO Margining Step 3 Offset Value.

10.6.91 XO_OFFSET_GPIO5_STEP_3_BY0 Register; R93

XO Margining Step 3 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP3[7:0]	RW	0x4B	Y	XO Margining Step 3 Offset Value.

10.6.92 XO_OFFSET_GPIO5_STEP_4_BY1 Register; R94

XO Margining Step 4 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP4[9:8]	RW	0x1	Y	XO Margining Step 4 Offset Value.

10.6.93 XO_OFFSET_GPIO5_STEP_4_BY0 Register; R95

XO Margining Step 4 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP4[7:0]	RW	0x86	Y	XO Margining Step 4 Offset Value.

10.6.94 XO_OFFSET_GPIO5_STEP_5_BY1 Register; R96

XO Margining Step 5 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP5[9:8]	RW	0x1	Y	XO Margining Step 5 Offset Value.

10.6.95 XO_OFFSET_GPIO5_STEP_5_BY0 Register; R97

XO Margining Step 5 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP5[7:0]	RW	0xBE	Y	XO Margining Step 5 Offset Value.

10.6.96 XO_OFFSET_GPIO5_STEP_6_BY1 Register; R98

XO Margining Step 6 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP6[9:8]	RW	0x1	Y	XO Margining Step 6 Offset Value.

10.6.97 XO_OFFSET_GPIO5_STEP_6_BY0 Register; R99

XO Margining Step 6 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP6[7:0]	RW	0xFE	Y	XO Margining Step 6 Offset Value.

10.6.98 XO_OFFSET_GPIO5_STEP_7_BY1 Register; R100

XO Margining Step 7 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP7[9:8]	RW	0x2	Y	XO Margining Step 7 Offset Value.

10.6.99 XO_OFFSET_GPIO5_STEP_7_BY0 Register; R101

XO Margining Step 7 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP7[7:0]	RW	0x47	Y	XO Margining Step 7 Offset Value.

10.6.100 XO_OFFSET_GPIO5_STEP_8_BY1 Register; R102

XO Margining Step 8 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP8[9:8]	RW	0x2	Y	XO Margining Step 8 Offset Value.

10.6.101 XO_OFFSET_GPIO5_STEP_8_BY0 Register; R103

XO Margining Step 8 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP8[7:0]	RW	0x9E	Y	XO Margining Step 8 Offset Value.

10.6.102 XO_OFFSET_SW_BY1 Register; R104

Software Controlled XO Margining Offset Value (bits 9-8).

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_SW[9:8]	RW	0x0	Y	XO Margining Software Controlled Offset Value.

10.6.103 XO_OFFSET_SW_BY0 Register; R105

Software Controlled XO Margining Offset Value (bits 7-0).

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_SW[7:0]	RW	0x00	Y	XO Margining Software Controlled Offset Value.

10.6.104 PLL1_CTRL2 Register; R117

The PLL1_CTRL2 register provides control of PLL1. The PLL1_CTRL2 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	PLL1_STRETCH	RW	0	Y	Stretch PFD minimum pump width in fractional mode. A value of 0 is recommended for Integer-N PLL and sets the phase detector pulse width to 200 ps. A value of 1 is recommended for Fractional-N PLL and stretches the pulse width to roughly 600 ps.
[6:0]	RESERVED	-	-	N	Reserved.

10.6.105 PLL1_CTRL3 Register; R118

The PLL1_CTRL3 register provides control of PLL1. The PLL1_CTRL3 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:3]	RESERVED	-	-	N	Reserved.	
[2:0]	PLL1_ENABLE_C3[2:0]	RW	0x3	Y	PLL1 Loop Filter Settings.	
					PLL1_ENABLE_C3[2:0]	MODE
					0 (0x0), 1 (0x1), 2 (0x2)	RESERVED
					3 (0x3)	2nd Order Loop Filter Recommended Setting for Integer PLL Mode.
					4 (0x4), 5 (0x5), 6 (0x6)	RESERVED
					7 (0x7)	3rd Order Loop Filter Recommended Setting for Fractional PLL Mode.

10.6.106 PLL1_CALCTRL0 Register; R119

The PLL1_CALCTRL0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:4]	RESERVED	-	-	N	Reserved.	
[3:2]	PLL1_CLSDWAIT[1:0]	RW	0x0	Y	Closed Loop Wait Period. The CLSDWAIT field sets the closed loop wait period, in periods of the always on clock as follows. Use 0x1 for clock generator mode (> 10 kHz loop bandwidth) and 0x3 for jitter cleaner mode (< 1 kHz loop bandwidth).	
					CLSDWAIT	Analog closed loop VCO stabilization time
					0 (0x0)	30 µs
					1 (0x1)	300 µs
					2 (0x2)	30 ms
					3 (0x3)	300 ms
[1:0]	PLL1_VCOWAIT[1:0]	RW	0x1	Y	VCO Wait Period. Use 0x1 for all modes.	
					VCOWAIT	VCO stabilization time
					0 (0x0)	20 µs
					1 (0x1)	400 µs
					2 (0x2)	8 ms
					3 (0x3)	200 ms

10.6.107 PLL1_CALCTRL1 Register; R120

The PLL1_CALCTRL1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:1]	RESERVED	-	-	N	Reserved.
[0]	PLL1_LOOP BW	RW	0	Y	PLL1 Loop bandwidth Control. When PLL1_LOOPBW is 1 the loop bandwidth of PLL1 is reduced to 200 Hz (jitter cleaner mode). When PLL1_LOOPBW is 0 the loop bandwidth of PLL1 is set to its normal range (clock generator mode). NOTE: Proper PLL1 settings need to be utilized (PFD, charge pump, loop filter) with setting the desired value for PLL1_LOOPBW.

10.6.108 PLL2_CTRL2 Register; R131

The PLL2_CTRL2 register provides control of PLL2. The PLL2_CTRL2 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	PLL2_STRET CH	RW	0	Y	Stretch PFD minimum pump width in fractional mode. A value of 0 is recommended for Integer-N PLL and sets the phase detector pulse width to 200 ps. A value of 1 is recommended for Fractional-N PLL and stretches the pulse width to roughly 600 ps.
[6:0]	RESERVED	-	-	N	Reserved.

10.6.109 PLL2_CTRL3 Register; R132

The PLL2_CTRL3 register provides control of PLL2. The PLL2_CTRL3 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:3]	RESERVED	-	-	N	**Reserved.**	
[2:0]	PLL2_ENAB LE_C3[2:0]	RW	0x3	Y	PLL2 Loop Filter Settings.	
					PLL2_ENABLE_C3[2:0]	MODE
					0 (0x0), 1 (0x1), 2 (0x2)	RESERVED
					3 (0x3)	2nd Order Loop Filter Recommended Setting for Integer PLL Mode.
					4 (0x4), 5 (0x5), 6 (0x6)	RESERVED
					7 (0x7)	3rd Order Loop Filter Recommended Setting for Fractional PLL Mode.

10.6.110 PLL2_CALCTRL0 Register; R133

The PLL2_CALCTRL0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:4]	RESERVED	-	-	N	Reserved.	
[3:2]	PLL2_CLSD WAIT[1:0]	RW	0x0	Y	Closed Loop Wait Period. The CLSDWAIT field sets the closed loop wait period, in periods of the always on clock as follows. Use 0x1 for clock generator mode (> 10 kHz loop bandwidth) and 0x3 for jitter cleaner mode (< 1 kHz loop bandwidth).	
					CLSDWAIT	Anlog closed loop VCO stabilization time
					0 (0x0)	30 μs
					1 (0x1)	300 μs
					2 (0x2)	30 ms
					3 (0x3)	300 ms
[1:0]	PLL2_VCOW AIT[1:0]	RW	0x1	Y	VCO Wait Period. Use 0x1 for all modes.	
					VCOWAIT	VCO stabilization time
					0 (0x0)	20 μs
					1 (0x1)	400 μs
					2 (0x2)	8 ms
					3 (0x3)	200 ms

10.6.111 PLL2_CALCTRL1 Register; R134

The PLL2_CALCTRL1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:1]	RESERVED	-	-	N	Reserved.
[0]	PLL2_LOOP BW	RW	0	Y	PLL2 Loop bandwidth Control. When PLL2_LOOPBW is 1 the loop bandwidth of PLL2 is reduced to 200 Hz (jitter cleaner mode). When PLL2_LOOPBW is 0 the loop bandwidth of PLL2 is set to its normal range (clock generator mode). NOTE: Proper PLL settings need to be utilized (PFD, charge pump, loop filter) with setting the desired value for PLL2_LOOPBW.

10.6.112 NVMCNT Register; R136

The NVMCNT register is intended to reflect the number of on-chip EEPROM Erase/Program cycles that have taken place in EEPROM. The count is automatically incremented by hardware and stored in EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMCNT[7:0]	R	0x00	Y	EEPROM Program Count. The NVMCNT increments automatically after every EEPROM Erase/Program Cycle. The NVMCNT value is retreived automatically after reset, after a EEPROM Commit operation or after a Erase/Program cycle. The NVMCNT register will increment until it reaches its maximum value of 255 after which no further increments will take place.

10.6.113 NVMCTL Register; R137

The NVMCTL register allows control of the on-chip EEPROM Memories.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.
[6]	REGCOMMIT	RWSC	0	N	REG Commit to SRAM Array. The REGCOMMIT bit is used to initiate a transfer from the on-chip registers back to the corresponding location in the SRAM Array. The REGCOMMIT bit is automatically cleared to 0 when the transfer is complete. The particular page of SRAM used as the destination for the transfer is selected by the REGCOMMIT_PAGE register.
[5]	NVMCRCERR	R	0	N	EEPROM CRC Error Indication. The NVMCRCERR bit is set to 1 if a CRC Error has been detected when reading back from on-chip EEPROM during device configuration.
[4]	NVMAUTOCRC	RW	1	N	EEPROM Automatic CRC. When NVMAUTOCRC is 1 then the EEPROM Stored CRC byte is automatically calculated whenever an EEPROM program takes place.
[3]	NVMCOMMIT	RWSC	0	N	EEPROM Commit to Registers. The NVMCOMMIT bit is used to initiate a transfer of the on-chip EEPROM contents to internal registers. The transfer happens automatically after reset or when NVMCOMMIT is set to 1. The NVMCOMMIT bit is automatically cleared to 0. The I^{2}C registers cannot be read while a Commit operation is taking place. The NVMCOMMIT operation can only carried out when the Always On Clock is active. The Always On Clock can be kept running after lock by setting the AONAFTERLOCK bit.
[2]	NVMBUSY	R	0	N	EEPROM Program Busy Indication. The NVMBUSY bit is 1 during an on-chip EEPROM Erase/Program cycle. While NVMBUSY is 1 the on-chip EEPROM cannot be accessed.
[1]	RESERVED	RWSC	0	N	Reserved.
[0]	NVMPROG	RWSC	0	N	EEPROM Program Start. The NVMPROG bit is used to begin an on-chip EEPROM Erase/Program cycle. The Erase/Program cycle is only initiated if the immediately preceding I^{2}C transaction was a write to the NVMUNLK register with the appropriate code. The NVMPROG bit is automatically cleared to 0. The EEPROM Erase/Program operation takes around 230 ms.

10.6.114 NVMLCRC Register; R138

The NVMLCRC register holds the Live CRC byte that has been calculated while reading on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMLCRC[7:0]	R	0x00	N	EEPROM Live CRC.

10.6.115 MEMADR_BY1 Register; R139

The MEMADR_BY1 register holds the MSB of the starting address for on-chip SRAM or EEPROM access.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:0]	MEMADR[11:8]	RW	0x0	N	Memory Address. The MEMADR value determines the starting address for access to the on-chip memories. The on-chip memories and the corresponding address ranges are listed below. The data from the selected address is then accessed using one of the data registers listed below.

MEMORY	MEMADR Range	Data Register
EEPROM EEPROM-Array	MEMADR[8:0]	NVMDAT
EEPROM SRAM-Array	MEMADR[8:0]	RAMDAT
ROM-Array	MEMADR[11:0]	ROMDAT

10.6.116 MEMADR_BY0 Register; R140

The MEMADR_BY0 register holds the lower 8-bits of the starting address for on-chip SRAM or EEPROM access.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	MEMADR[7:0]	RW	0x00	N	Memory Address.

10.6.117 NVMDAT Register; R141

The NVMDAT register returns the on-chip EEPROM contents from the starting address specified by the MEMADR register.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMDAT[7:0]	R	0x00	N	EEPROM Read Data. The first time an I^{2}C read transaction accesses the NVMDAT register address, either because it was explicitly targeted or because the address was auto-incremented, the read transaction will return the EEPROM data located at the address specified by the MEMADR register. Any additional read's which are part of the same transaction will cause the EEPROM address to be incremented and the next EEPROM data byte will be returned. The I^{2}C address will no longer be auto-incremented, i.e the I^{2}C address will be locked to the NVMDAT register after the first access. Access to the NVMDAT register will terminate at the end of the current I^{2}C transaction.

10.6.118 RAMDAT Register; R142

The RAMDAT register provides read and write access to the SRAM that forms part of the on-chip EEPROM module.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	RAMDAT[7:0]	RW	0x00	N	RAM Read/Write Data. The first time an I^{2}C read or write transaction accesses the RAMDAT register address, either because it was explicitly targeted or because the address was auto-incremented, a read transaction will return the RAM data located at the address specified by the MEMADR register and a write transaction will cause the current I^{2}C data to be written to the address specified by the MEMADR register. Any additional accesses which are part of the same transaction will cause the RAM address to be incremented and a read or write access will take place to the next SRAM address. The I^{2}C address will no longer be auto-incremented, i.e the I^{2}C address will be locked to the RAMDAT register after the first access. Access to the RAMDAT register will terminate at the end of the current I^{2}Cs transaction.

10.6.119 ROMDAT Register; R143

The romdat register provides read to the on-chip ROM module.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	ROMDAT[7:0]	R	0x00	N	ROM Read Data. The first time an I²C read or write transaction accesses the romdat register address, either because it was explicitly targeted or because the address was auto-incremented, a read transaction will return the ROM data located at the address specified by the MEMADR register. Any additional accesses which are part of the same transaction will cause the ROM address to be incremented and a read access will take place to the next ROM address. The I²C address will no longer be auto-incremented, i.e the I²C address will be locked to the romdat register after the first access. Access to the ROMDAT register will terminate at the end of the current I²C transaction.

10.6.120 NVMUNLK Register; R144

The NVMUNLK register provides a rudimentary level of protection to prevent inadvertent programming of the on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMUNLK[7:0]	RW	0x00	N	EEPROM Prog Unlock. The NVMUNLK register must be written immediately prior to setting the NVMPROG bit of register NVMCTL, otherwise the Erase/Program cycle will not be triggered. During the EEPROM Erase/Program cycle, no I²C packets can be sent to other devices sharing the I²C bus with LMK03328 and any violations would invalidate the Erase/Program cycle. NVMUNLK must be written with a value of 0xEA.

10.6.121 REGCOMMIT_PAGE Register; R145

The REGCOMMIT_PAGE register determines the region of the EEPROM/SRAM array that is populated by the REGCOMMIT operation.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:0]	REGCOMMIT_PG[3:0]	RW	0x0	N	Register Commit Page (1 of 6 available pages that can be selected by the GPIO[3:2] pins for default powerup state. NOTE: Valid page values are 0 to 5. Do not use other values.)

10.6.122 XOCAPCTRL_BY1 Register; R199

The XOCAPCTRL_BY1 and XOCAPCTRL_BY0 registers allow read-back of the XOCAPCTRL value that displays the on-chip load capacitance selected for the crystal.

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XO_CAP_CTRL[9:8]	R	0x0	N	XO CAP CTRL register.

10.6.123 XOCAPCTRL_BY0 Register; R200

The XOCAPCTRL_BY1 and XOCAPCTRL_BY0 registers allow read-back of the XOCAPCTRL value that displays the on-chip load capacitance selected for the crystal.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XO_CAP_CTRL[7:0]	R	0x00	N	XO CAP CTRL register.

10.7 EEPROM Map

The EEPROM map is shown in the table below. There are 6 EEPROM pages and the common EEPROM bits are shown first. Any bit that is labeled as "RESERVED" should be written with a 0.

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	PRTID[31]	PRTID[30]	PRTID[29]	PRTID[28]	PRTID[27]	PRTID[26]	PRTID[25]	PRTID[24]
1	PRTID[23]	PRTID[22]	PRTID[21]	PRTID[20]	PRTID[19]	PRTID[18]	PRTID[17]	PRTID[16]
2	PRTID[15]	PRTID[14]	PRTID[13]	PRTID[12]	PRTID[11]	PRTID[10]	PRTID[9]	PRTID[8]
3	PRTID[7]	PRTID[6]	PRTID[5]	PRTID[4]	PRTID[3]	PRTID[2]	PRTID[1]	PRTID[0]
4	NVMSCRC[7]	NVMSCRC[6]	NVMSCRC[5]	NVMSCRC[4]	NVMSCRC[3]	NVMSCRC[2]	NVMSCRC[1]	NVMSCRC[0]
5	NVMCNT[7]	NVMCNT[6]	NVMCNT[5]	NVMCNT[4]	NVMCNT[3]	NVMCNT[2]	NVMCNT[1]	NVMCNT[0]
6	RESERVED	1	1	1	1	RESERVED	1	1
7	1	1	RESERVED	1	1	1	1	RESERVED
8	1	1	1	1	RESERVED	1	1	1
9	1	RESERVED	1	1	1	1	RESERVED	1
10	1	1	1	RESERVED	1	1	1	1
11	SLAVEADR_GPIO1_SW[7]	SLAVEADR_GPIO1_SW[6]	SLAVEADR_GPIO1_SW[5]	SLAVEADR_GPIO1_SW[4]	SLAVEADR_GPIO1_SW[3]	RESERVED	RESERVED	RESERVED
12	EEREV[7]	EEREV[6]	EEREV[5]	EEREV[4]	EEREV[3]	EEREV[2]	EEREV[1]	EEREV[0]
13	SYNC_AUTO	SYNC_MUTE	AONAFTERLOCK	PLLSTRTMODE	AUTOSTRT	LOL1_MASK	LOS1_MASK	CAL1_MASK
14	LOL2_MASK	LOS2_MASK	CAL2_MASK	SECTOPRI1_MASK	SECTOPRI2_MASK	LOL1_POL	LOS1_POL	CAL1_POL
15	LOL2_POL	LOS2_POL	CAL2_POL	SECTOPRI1_POL	SECTOPRI2_POL	INT_AND_OR	INT_EN	STAT1_SHOOT_THRU_LIMIT
16	STAT0_SHOOT_THRU_LIMIT	STAT1_HIZ	STAT0_HIZ	STAT1_OPEND	STAT0_OPEND	CH3_MUTE_LVL[1]	CH3_MUTE_LVL[0]	CH2_MUTE_LVL[1]
17	CH2_MUTE_LVL[0]	CH1_MUTE_LVL[1]	CH1_MUTE_LVL[0]	CH0_MUTE_LVL[1]	CH0_MUTE_LVL[0]	CH7_MUTE_LVL[1]	CH7_MUTE_LVL[0]	CH6_MUTE_LVL[1]
18	CH6_MUTE_LVL[0]	CH5_MUTE_LVL[1]	CH5_MUTE_LVL[0]	CH4_MUTE_LVL[1]	CH4_MUTE_LVL[0]	CH_7_MUTE	CH_6_MUTE	CH_5_MUTE
19	CH_4_MUTE	CH_3_MUTE	CH_2_MUTE	CH_1_MUTE	CH_0_MUTE	STATUS1_MUTE	STATUS0_MUTE	DIV_7_DYN_DLY
20	DIV_6_DYN_DLY	DIV_5_DYN_DLY	DIV_4_DYN_DLY	DIV_23_DYN_DLY	DIV_01_DYN_DLY	DETECT_MODE_SEC[1]	DETECT_MODE_SEC[0]	DETECT_MODE_PRI[1]
21	DETECT_MODE_PRI[0]	LVL_SEL_SEC[1]	LVL_SEL_SEC[0]	LVL_SEL_PRI[1]	LVL_SEL_PRI[0]	RESERVED	RESERVED	RESERVED
22	RESERVED	RESERVED	RESERVED	XOOFFSET_STEP1[9]	XOOFFSET_STEP1[8]	XOOFFSET_STEP1[7]	XOOFFSET_STEP1[6]	XOOFFSET_STEP1[5]
23	XOOFFSET_STEP1[4]	XOOFFSET_STEP1[3]	XOOFFSET_STEP1[2]	XOOFFSET_STEP1[1]	XOOFFSET_STEP1[0]	XOOFFSET_STEP2[9]	XOOFFSET_STEP2[8]	XOOFFSET_STEP2[7]

EEPROM Map (continued)

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
24	XOOFFSET_STEP2[6]	XOOFFSET_STEP2[5]	XOOFFSET_STEP2[4]	XOOFFSET_STEP2[3]	XOOFFSET_STEP2[2]	XOOFFSET_STEP2[1]	XOOFFSET_STEP2[0]	XOOFFSET_STEP3[9]
25	XOOFFSET_STEP3[8]	XOOFFSET_STEP3[7]	XOOFFSET_STEP3[6]	XOOFFSET_STEP3[5]	XOOFFSET_STEP3[4]	XOOFFSET_STEP3[3]	XOOFFSET_STEP3[2]	XOOFFSET_STEP3[1]
26	XOOFFSET_STEP3[0]	XOOFFSET_STEP5[9]	XOOFFSET_STEP5[8]	XOOFFSET_STEP5[7]	XOOFFSET_STEP5[6]	XOOFFSET_STEP5[5]	XOOFFSET_STEP5[4]	XOOFFSET_STEP5[3]
27	XOOFFSET_STEP5[2]	XOOFFSET_STEP5[1]	XOOFFSET_STEP5[0]	XOOFFSET_STEP6[9]	XOOFFSET_STEP6[8]	XOOFFSET_STEP6[7]	XOOFFSET_STEP6[6]	XOOFFSET_STEP6[5]
28	XOOFFSET_STEP6[4]	XOOFFSET_STEP6[3]	XOOFFSET_STEP6[2]	XOOFFSET_STEP6[1]	XOOFFSET_STEP6[0]	XOOFFSET_STEP7[9]	XOOFFSET_STEP7[8]	XOOFFSET_STEP7[7]
29	XOOFFSET_STEP7[6]	XOOFFSET_STEP7[5]	XOOFFSET_STEP7[4]	XOOFFSET_STEP7[3]	XOOFFSET_STEP7[2]	XOOFFSET_STEP7[1]	XOOFFSET_STEP7[0]	XOOFFSET_STEP8[9]
30	XOOFFSET_STEP8[8]	XOOFFSET_STEP8[7]	XOOFFSET_STEP8[6]	XOOFFSET_STEP8[5]	XOOFFSET_STEP8[4]	XOOFFSET_STEP8[3]	XOOFFSET_STEP8[2]	XOOFFSET_STEP8[1]
31	XOOFFSET_STEP8[0]	XOOFFSET_SW[9]	XOOFFSET_SW[8]	XOOFFSET_SW[7]	XOOFFSET_SW[6]	XOOFFSET_SW[5]	XOOFFSET_SW[4]	XOOFFSET_SW[3]
32	XOOFFSET_SW[2]	XOOFFSET_SW[1]	XOOFFSET_SW[0]	RESERVED	RESERVED	1	RESERVED	1
33	1	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	1
34	1	RESERVED	RESERVED	1	1	RESERVED	RESERVED	RESERVED
35	RESERVED	RESERVED	RESERVED	1	1	RESERVED	RESERVED	1
36	RESERVED	1	RESERVED	1	RESERVED	RESERVED	1	RESERVED
37	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
38	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	EEPROM_PAGE=0, 1, 2, 3, 4, 5							
39, 90, 141, 192, 243, 294	CH_0_1_MUX	OUT_0_SEL[1]	OUT_0_SEL[0]	OUT_0_MODE1[1]	OUT_0_MODE1[0]	OUT_0_MODE2[1]	OUT_0_MODE2[0]	OUT_1_SEL[1]
40, 91, 142, 193, 244, 295	OUT_1_SEL[0]	OUT_1_MODE1[1]	OUT_1_MODE1[0]	OUT_1_MODE2[1]	OUT_1_MODE2[0]	OUT_0_1_DIV[7]	OUT_0_1_DIV[6]	OUT_0_1_DIV[5]
41, 92, 143, 194, 245, 296	OUT_0_1_DIV[4]	OUT_0_1_DIV[3]	OUT_0_1_DIV[2]	OUT_0_1_DIV[1]	OUT_0_1_DIV[0]	CH_2_3_MUX	OUT_2_SEL[1]	OUT_2_SEL[0]
42, 93, 144, 195, 246, 297	OUT_2_MODE1[1]	OUT_2_MODE1[0]	OUT_2_MODE2[1]	OUT_2_MODE2[0]	OUT_3_SEL[1]	OUT_3_SEL[0]	OUT_3_MODE1[1]	OUT_3_MODE1[0]

EEPROM Map (continued)

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
43, 94, 145, 196, 247, 298	OUT_3_MODE2[1]	OUT_3_MODE2[0]	OUT_2_3_DIV[7]	OUT_2_3_DIV[6]	OUT_2_3_DIV[5]	OUT_2_3_DIV[4]	OUT_2_3_DIV[3]	OUT_2_3_DIV[2]
44, 95, 146, 197, 248, 299	OUT_2_3_DIV[1]	OUT_2_3_DIV[0]	CH_4_MUX[1]	CH_4_MUX[0]	OUT_4_SEL[1]	OUT_4_SEL[0]	OUT_4_MODE1[1]	OUT_4_MODE1[0]
45, 96, 147, 198, 249, 300	OUT_4_MODE2[1]	OUT_4_MODE2[0]	OUT_4_DIV[7]	OUT_4_DIV[6]	OUT_4_DIV[5]	OUT_4_DIV[4]	OUT_4_DIV[3]	OUT_4_DIV[2]
46, 97, 148, 199, 250, 301	OUT_4_DIV[1]	OUT_4_DIV[0]	CH_5_MUX[1]	CH_5_MUX[0]	OUT_5_SEL[1]	OUT_5_SEL[0]	OUT_5_MODE1[1]	OUT_5_MODE1[0]
47, 98, 149, 200, 251, 302	OUT_5_MODE2[1]	OUT_5_MODE2[0]	OUT_5_DIV[7]	OUT_5_DIV[6]	OUT_5_DIV[5]	OUT_5_DIV[4]	OUT_5_DIV[3]	OUT_5_DIV[2]
48, 99, 150, 201, 252, 303	OUT_5_DIV[1]	OUT_5_DIV[0]	CH_6_MUX[1]	CH_6_MUX[0]	OUT_6_SEL[1]	OUT_6_SEL[0]	OUT_6_MODE1[1]	OUT_6_MODE1[0]
49, 100, 151, 202, 253, 304	OUT_6_MODE2[1]	OUT_6_MODE2[0]	OUT_6_DIV[7]	OUT_6_DIV[6]	OUT_6_DIV[5]	OUT_6_DIV[4]	OUT_6_DIV[3]	OUT_6_DIV[2]
50, 101, 152, 203, 254, 305	OUT_6_DIV[1]	OUT_6_DIV[0]	CH_7_MUX[1]	CH_7_MUX[0]	OUT_7_SEL[1]	OUT_7_SEL[0]	OUT_7_MODE1[1]	OUT_7_MODE1[0]
51, 102, 153, 204, 255, 306	OUT_7_MODE2[1]	OUT_7_MODE2[0]	OUT_7_DIV[7]	OUT_7_DIV[6]	OUT_7_DIV[5]	OUT_7_DIV[4]	OUT_7_DIV[3]	OUT_7_DIV[2]
52, 103, 154, 205, 256, 307	OUT_7_DIV[1]	OUT_7_DIV[0]	PLL2CMOSPREDIV[1]	PLL2CMOSPREDIV[0]	PLL1CMOSPREDIV[1]	PLL1CMOSPREDIV[0]	STATUS1MUX[1]	STATUS1MUX[0]
53, 104, 155, 206, 257, 308	STATUS0MUX[1]	STATUS0MUX[0]	CMOSDIV0[7]	CMOSDIV0[6]	CMOSDIV0[5]	CMOSDIV0[4]	CMOSDIV0[3]	CMOSDIV0[2]
54, 105, 156, 207, 258, 309	CMOSDIV0[1]	CMOSDIV0[0]	CMOSDIV1[7]	CMOSDIV1[6]	CMOSDIV1[5]	CMOSDIV1[4]	CMOSDIV1[3]	CMOSDIV1[2]
55, 106, 157, 208, 259, 310	CMOSDIV1[1]	CMOSDIV1[0]	CH_7_PREDRVR	CH_6_PREDRVR	CH_5_PREDRVR	CH_4_PREDRVR	CH_3_PREDRVR	CH_2_PREDRVR
56, 107, 158, 209, 260, 311	CH_1_PREDRVR	CH_0_PREDRVR	STATUS1SLEW[1]	STATUS1SLEW[0]	STATUS0SLEW[1]	STATUS0SLEW[0]	SECBUFSEL[1]	SECBUFSEL[0]

EEPROM Map (continued)

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
57, 108, 159, 210, 261, 312	PRIBUFSEL[1]	PRIBUFSEL[0]	INSEL_PLL2[1]	INSEL_PLL2[0]	INSEL_PLL1[1]	INSEL_PLL1[0]	CLKMUX_BYPASS	XO_DLYCTRL[3]
58, 109, 160, 211, 262, 313	XO_DLYCTRL[2]	XO_DLYCTRL[1]	XO_DLYCTRL[0]	SECBUFGAIN	PRIBUFGAIN	PLL1RDIV[2]	PLL1RDIV[1]	PLL1RDIV[0]
59, 110, 161, 212, 263, 314	PLL1MDIV[4]	PLL1MDIV[3]	PLL1MDIV[2]	PLL1MDIV[1]	PLL1MDIV[0]	PLL2RDIV[2]	PLL2RDIV[1]	PLL2RDIV[0]
60, 111, 162, 213, 264, 315	PLL2MDIV[4]	PLL2MDIV[3]	PLL2MDIV[2]	PLL2MDIV[1]	PLL2MDIV[0]	PLL1_P[2]	PLL1_P[1]	PLL1_P[0]
61, 112, 163, 214, 265, 316	PLL1_SYNC_EN	PLL1_PDN	PLL1_VM_BYP	PRI_D	PLL1_CP[3]	PLL1_CP[2]	PLL1_CP[1]	PLL1_CP[0]
62, 113, 164, 215, 266, 317	PLL1_NDIV[11]	PLL1_NDIV[10]	PLL1_NDIV[9]	PLL1_NDIV[8]	PLL1_NDIV[7]	PLL1_NDIV[6]	PLL1_NDIV[5]	PLL1_NDIV[4]
63, 114, 165, 216, 267, 318	PLL1_NDIV[3]	PLL1_NDIV[2]	PLL1_NDIV[1]	PLL1_NDIV[0]	PLL1_NUM[21]	PLL1_NUM[20]	PLL1_NUM[19]	PLL1_NUM[18]
64, 115, 166, 217, 268, 319	PLL1_NUM[17]	PLL1_NUM[16]	PLL1_NUM[15]	PLL1_NUM[14]	PLL1_NUM[13]	PLL1_NUM[12]	PLL1_NUM[11]	PLL1_NUM[10]
65, 116, 167, 218, 269, 320	PLL1_NUM[9]	PLL1_NUM[8]	PLL1_NUM[7]	PLL1_NUM[6]	PLL1_NUM[5]	PLL1_NUM[4]	PLL1_NUM[3]	PLL1_NUM[2]
66, 117, 168, 219, 270, 321	PLL1_NUM[1]	PLL1_NUM[0]	PLL1_DEN[21]	PLL1_DEN[20]	PLL1_DEN[19]	PLL1_DEN[18]	PLL1_DEN[17]	PLL1_DEN[16]
67, 118, 169, 220, 271, 322	PLL1_DEN[15]	PLL1_DEN[14]	PLL1_DEN[13]	PLL1_DEN[12]	PLL1_DEN[11]	PLL1_DEN[10]	PLL1_DEN[9]	PLL1_DEN[8]
68, 119, 170, 221, 272, 323	PLL1_DEN[7]	PLL1_DEN[6]	PLL1_DEN[5]	PLL1_DEN[4]	PLL1_DEN[3]	PLL1_DEN[2]	PLL1_DEN[1]	PLL1_DEN[0]
69, 120, 171, 222, 273, 324	PLL1_DTHRMODE[1]	PLL1_DTHRMODE[0]	PLL1_ORDER[1]	PLL1_ORDER[0]	PLL1_LF_R2[5]	PLL1_LF_R2[4]	PLL1_LF_R2[3]	PLL1_LF_R2[2]
70, 121, 172, 223, 274, 325	PLL1_LF_R2[1]	PLL1_LF_R2[0]	PLL1_LF_C1[2]	PLL1_LF_C1[1]	PLL1_LF_C1[0]	PLL1_LF_R3[6]	PLL1_LF_R3[5]	PLL1_LF_R3[4]

EEPROM Map (continued)

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
71, 122, 173, 224, 275, 326	PLL1_LF_R3[3]	PLL1_LF_R3[2]	PLL1_LF_R3[1]	PLL1_LF_R3[0]	PLL1_LF_C3[2]	PLL1_LF_C3[1]	PLL1_LF_C3[0]	PLL2_P[2]
72, 123, 174, 225, 276, 327	PLL2_P[1]	PLL2_P[0]	PLL2_SYNC_EN	PLL2_PDN	RESERVED	SEC_D	PLL2_CP[3]	PLL2_CP[2]
73, 124, 175, 226, 277, 328	PLL2_CP[1]	PLL2_CP[0]	PLL2_NDIV[11]	PLL2_NDIV[10]	PLL2_NDIV[9]	PLL2_NDIV[8]	PLL2_NDIV[7]	PLL2_NDIV[6]
74, 125, 176, 227, 278, 329	PLL2_NDIV[5]	PLL2_NDIV[4]	PLL2_NDIV[3]	PLL2_NDIV[2]	PLL2_NDIV[1]	PLL2_NDIV[0]	PLL2_NUM[21]	PLL2_NUM[20]
75, 126, 177, 228, 279, 330	PLL2_NUM[19]	PLL2_NUM[18]	PLL2_NUM[17]	PLL2_NUM[16]	PLL2_NUM[15]	PLL2_NUM[14]	PLL2_NUM[13]	PLL2_NUM[12]
76, 127, 178, 229, 280, 331	PLL2_NUM[11]	PLL2_NUM[10]	PLL2_NUM[9]	PLL2_NUM[8]	PLL2_NUM[7]	PLL2_NUM[6]	PLL2_NUM[5]	PLL2_NUM[4]
77, 128, 179, 230, 281, 332	PLL2_NUM[3]	PLL2_NUM[2]	PLL2_NUM[1]	PLL2_NUM[0]	PLL2_DEN[21]	PLL2_DEN[20]	PLL2_DEN[19]	PLL2_DEN[18]
78, 129, 180, 231, 282, 333	PLL2_DEN[17]	PLL2_DEN[16]	PLL2_DEN[15]	PLL2_DEN[14]	PLL2_DEN[13]	PLL2_DEN[12]	PLL2_DEN[11]	PLL2_DEN[10]
79, 130, 181, 232, 283, 334	PLL2_DEN[9]	PLL2_DEN[8]	PLL2_DEN[7]	PLL2_DEN[6]	PLL2_DEN[5]	PLL2_DEN[4]	PLL2_DEN[3]	PLL2_DEN[2]
80, 131, 182, 233, 284, 335	PLL2_DEN[1]	PLL2_DEN[0]	PLL2_DTHRMODE[1]	PLL2_DTHRMODE[0]	PLL2_ORDER[1]	PLL2_ORDER[0]	PLL2_LF_R2[5]	PLL2_LF_R2[4]
81, 132, 183, 234, 285, 336	PLL2_LF_R2[3]	PLL2_LF_R2[2]	PLL2_LF_R2[1]	PLL2_LF_R2[0]	PLL2_LF_C1[2]	PLL2_LF_C1[1]	PLL2_LF_C1[0]	PLL2_LF_R3[6]
82, 133, 184, 235, 286, 337	PLL2_LF_R3[5]	PLL2_LF_R3[4]	PLL2_LF_R3[3]	PLL2_LF_R3[2]	PLL2_LF_R3[1]	PLL2_LF_R3[0]	PLL2_LF_C3[2]	PLL2_LF_C3[1]
83, 134, 185, 236, 287, 338	PLL2_LF_C3[0]	MARGIN_OPTION[1]	MARGIN_OPTION[0]	STAT0_SEL[3]	STAT0_SEL[2]	STAT0_SEL[1]	STAT0_SEL[0]	STAT0_POL
84, 135, 186, 237, 288, 339	STAT1_SEL[3]	STAT1_SEL[2]	STAT1_SEL[1]	STAT1_SEL[0]	STAT1_POL	DETECT_BYP	TERM2GND_SEC	TERM2GND_PRI

EEPROM Map (continued)

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
85, 136, 187, 238, 289, 340	DIFFTERM_SEC	DIFFTERM_PRI	AC_MODE_SEC	AC_MODE_PRI	CMOSCHPWDN	CH7PWDN	CH6PWDN	CH5PWDN
86, 137, 188, 239, 290, 341	CH4PWDN	CH23PWDN	CH01PWDN	PLL1_STRETCH	PLL1_ENABLE_C3[2]	PLL1_ENABLE_C3[1]	PLL1_ENABLE_C3[0]	PLL1_CLSDWAIT[1]
87, 138, 189, 240, 291, 342	PLL1_CLSDWAIT[0]	PLL1_VCOWAIT[1]	PLL1_VCOWAIT[0]	PLL1_LOOPBW	PLL2_STRETCH	PLL2_ENABLE_C3[2]	PLL2_ENABLE_C3[1]	PLL2_ENABLE_C3[0]
88, 139, 190, 241, 292, 343	PLL2_CLSDWAIT[1]	PLL2_CLSDWAIT[0]	PLL2_VCOWAIT[1]	PLL2_VCOWAIT[0]	PLL2_LOOPBW	XOOFFSET_STEP4[9]	XOOFFSET_STEP4[8]	XOOFFSET_STEP4[7]
89, 140, 191, 242, 293, 344	XOOFFSET_STEP4[6]	XOOFFSET_STEP4[5]	XOOFFSET_STEP4[4]	XOOFFSET_STEP4[3]	XOOFFSET_STEP4[2]	XOOFFSET_STEP4[1]	XOOFFSET_STEP4[0]	SECONSWITCH

11 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The LMK03328 is an ultra-low jitter clock generator that can be used to provide reference clocks for high-speed serial links resulting in improved system performance. The LMK03328 also supports a variety of features that aids the hardware designer during system debug and validation phase.

11.2 Typical Applications

11.2.1 Application Block Diagram Examples

Figure 76. 10-Gb Ethernet Switch/Router Line Card

Figure 77. Ethernet Switch with Frac-N PLL for 10GBASE-R (LAN)

Typical Applications (continued)

**Figure 78. Optical Transport Network Line Card with FEC (255/237)**

Figure 79. Wireless Baseband Processing Unit

Typical Applications (continued)

Figure 80. Storage Area Network with Fibre Channel over Ethernet (FCoE)


Figure 81. Carrier Ethernet Line Card

11.2.2 Jitter Considerations in Serdes Systems

Jitter sensitive applications such as 10 Gbps or 100 Gbps Ethernet, deploy a serial link utilizing a Serializer in the transmit section (TX) and a De serializer in the receive section (RX). These SERDES blocks are typically embedded in an ASIC or FPGA. Estimating the clock jitter impact on the link budget requires understanding of the TX PLL bandwidth and the RX CDR bandwidth.

As can be seen in Figure 82, the pass band region between the TX low pass cutoff and RX high pass cutoff frequencies is the range over which the reference clock jitter adds without any attenuation to the jitter budget of the link. Outside of these frequencies, the SERDES link will attenuate the reference clock jitter with a 20 dB/dec or even steeper roll-off. Modern ASIC or FPGA designs have some flexibility on deciding the optimal RX CDR bandwidth and TX PLL bandwidth. These bandwidths are typically set based on what is achievable in the ASIC or FPGA process node, without increasing design complexity, and on any jitter tolerance or wander specification that needs to be met, as related to the RX CDR bandwidth.

The overall allowable jitter in a serial link is dictated by IEEE or other relevant standards. For example, IEEE802.3ba states that the maximum transmit jitter (peak-peak) for 10 Gbps Ethernet should be no more than 0.28 * UI and this equates to a 27.1516 ps, p-p for the overall allowable transmit jitter.

Typical Applications (continued)

The jitter contributing elements are made up of the reference clock, generated potentially from a device like LMK03328, the transmit medium, transmit driver etc. Only a portion of the overall allowable transmit jitter is allocated to the reference clock, typically 20% or lower. Therefore, the allowable reference clock jitter, for a 20% clock jitter budget, is 5.43 ps, p-p.

Jitter in a reference clock is made up of deterministic jitter (arising from spurious signals due to supply noise or mixing from other outputs or from the reference input) and random jitter (usually due to thermal noise and other uncorrelated noise sources). A typical clock tree in a serial link system consists of clock generators and fanout buffers. The allowable reference clock jitter of 5.43 ps, p-p is needed at the output of the fanout buffer. Modern fanout buffers have low additive random jitter (less than 100 fs, rms) with no substantial contribution to the deterministic jitter. Therefore, the clock generator and fanout buffer contribute to the random jitter while the primary contributor to the deterministic jitter is the clock generator. Rule of thumb, for modern clock generators, is to allocate 25% of allowable reference clock jitter to the deterministic jitter and 75% to the random jitter. This amounts to an allowable deterministic jitter of 1.36 ps, p-p and an allowable random jitter of 4.07 ps, p-p. For serial link systems that need to meet a BER of 10^{-12}, the allowable random jitter in root-mean square is 0.29 ps, rms. This is calculated by dividing the p-p jitter by 14 for a BER of 10^{-12}. Accounting for random jitter from the fanout buffer, the random jitter needed from the clock generator is 0.27 ps, rms. This is calculated by the root-mean square subtraction from the desired jitter at the fanout buffer's output assuming 100 fs, rms of additive jitter from the fanout buffer.

With careful frequency planning techniques, like spur optimization (covered in the *Spur Mitigation Techniques* section) and on-chip LDOs to suppress supply noise, the LMK03328 is able to generate clock outputs with deterministic jitter that is below 1 ps, p-p and random jitter that is below 0.2 ps, rms. This gives the serial link system with additional margin on the allowable transmit jitter resulting in a BER better than 10^{-12}.

Typical Applications (continued)

Figure 82. Dependence of Clock Jitter in Serial Links

Typical Applications (continued)

11.2.3 Frequency Margining

11.2.3.1 Fine Frequency Margining

IEEE802.3 dictates that Ethernet frames stay compliant to the standard specifications when clocked with a reference clock that is within ±100 ppm of its nominal frequency. In the worst case, an RX node with its local reference clock at -100 ppm from its nominal frequency should be able to work seamlessly with a TX node that has its own local reference clock at +100 ppm from its nominal frequency. Without any clock compensation on the RX node, the read pointer will severely lag behind the write pointer and cause FIFO overflow errors. On the contrary, when the RX node's local clock operates at +100 ppm from its nominal frequency and the TX node's local clock operates at -100 ppm from its nominal frequency, FIFO underflow errors occur without any clock compensation.

In order to prevent such overflow and underflow errors from occurring, modern ASICs and FGPAs include a clock compensation scheme that introduces elastic buffers. Such a system, shown in Figure 82, is validated thoroughly during the validation phase by interfacing slower nodes with faster ones and ensuring compliance to IEEE802.3. The LMK03328 provides the ability to fine tune the frequency of its outputs based on changing its on-chip load capacitance when operated with a crystal input. This fine tuning can be done via I2C or via the GPIO5 pin as described in the "Crystal Input Interface" sub section. A total of ±50 ppm frequency tuning is achievable when using pullable crystals whose C_0/C_1 ratio is less than 250. The change in load capacitance is implemented in a manner such that the LMK03328's outputs undergo a smooth monotic change in frequency.


Figure 83. System Implementation with Clock Compensation for Standards Compliance

11.2.3.2 Coarse Frequency Margining

Certain systems require the processors to be tested at clock frequencies that are slower or faster by 5% or 10%. The LMK03328 offers the ability to change its output dividers for the desired change from its nominal output frequency without resulting in any glitches (as explained in *High speed Output Divider*).

Typical Applications (continued)

11.2.4 Design Requirements

Consider a typical wired communications application, like a top-of-rack switch, which needs to clock high data rate 10 Gbps or 100 Gbps Ethernet PHYs and other macros like PCI Express, DDR and CPLD. For such asynchronous systems, the reference input can be a crystal. In such systems, the clocks are expected to be available upon powerup without the need for any device-level programming. An example of clock input and output requirements is shown below:

- Clock Input:
  - 25 MHz crystal
- Clock Outputs:
  - 2x 156.25 MHz clock for uplink 10.3125 Gbps, LVPECL
  - 2x 125 MHz clock for downlink 3.125 Gbps, LVPECL
  - 2x 100 MHz clock for PCI Express, HCSL
  - 1x 133.3333 MHz clock for DDR, LVDS
  - 2x 66.6667 MHz clock for CPLD, 1.8-V LVCMOS

The section below describes the detailed design procedure to generate the required output frequencies for the above scenario using LMK03328.

11.2.4.1 Detailed Design Procedure

Design of all aspects of the LMK03328 is quite involved and software support is available to assist in part selection, part programming, loop filter design, and phase noise simulation. This design procedure will give a quick outline of the process.

1. Device Selection
   - The first step to calculate the specified VCO frequency given required output frequencies. The device must be able to produce the VCO frequency that can be divided down to the required output frequencies.
   - The WEBENCH Clock Architect Tool from TI will aid in the selection of the right device that meets the customer's output frequencies and format requirements.
2. Device Configuration
   - There are many device configurations to achieve the desired output frequencies from a device. However there are some optimizations and trade-offs to be considered.
   - The WEBENCH Clock Architect Tool attempts to maximize the phase detector frequency, use smallest dividers, and maximizes PLL charge pump current.
   - The software attempts to use fewer frequency domains where each domain corresponds to an individual PLL.

NOTE

The LMK03328 incorporates 2 PLLs and can support two frequency domains.

   - These guidelines below may be followed when configuring PLL related dividers or other related registers:
     - For lowest possible in-band PLL flat noise, maximize phase detector frequency to minimize N divide value.
     - For lowest possible in-band PLL flat noise, maximize charge pump current. The highest value charge pump currents often have similar performance due to diminishing returns.
     - To reduce loop filter component sizes, increase N value and/or reduce charge pump current.
     - To minimize cross coupling between the VCOs of each PLL, it is best to keep large enough frequency separation between them. For most application use cases, there are 2 or more VCO frequencies that can result in the same output frequencies by changing the output divider, PLL post divider and PLL N divider.
     - For fractional divider values, keep the denominator at highest value possible in order to minimize spurs. It is also best to use higher order modulator wherever possible for the same reason.
     - As a rule of thumb, keeping the phase detector frequency approximately between 10 * PLL loop bandwidth and 100 * PLL loop bandwidth. A phase detector frequency less than 5 * PLL bandwidth

Typical Applications (continued)

may be unstable and a phase detector frequency > 100 * loop bandwidth may experience increased lock time due to cycle slipping.

3. PLL Loop Filter Design
   – It is recommended to use the WEBENCH Clock Architect Tool to design your loop filter.
   – Optimal loop filter design and simulation can be achieved when custom reference phase noise profiles are loaded into the software tool.
   – While designing the loop filter, adjusting the charge pump current or N value can help with loop filter component selection. Lower charge pump currents and larger N values result in smaller component values but may increase impacts of leakage and reduce PLL phase noise performance.
   – For a more detailed understanding of loop filter design can be found in Dean Banerjee's *PLL Performance, Simulation, and Design* (www.ti.com/tool/pll_book).

4. Clock Output Assignment
   – At the time of writing this datasheet, the design software does not take into account frequency assignment to specific outputs except to ensure that the output frequencies can be achieved. It is best to consider proximity of the clock outputs to each other and other PLL circuitry when choosing final clock output locations. Here are some guidelines to help achieve optimal performance when assigning outputs to specific clock output pins.
      – Group common frequencies together.
      – PLL charge pump circuitry can cause crosstalk at the charge pump frequency. Place outputs sharing charge pump frequency or lower priority outputs not sensitive to charge pump frequency spurs together.
      – Keep frequency separation between VCOs as high as possible for minimum cross coupling.
      – For minimizing cross coupling between the PLLs, consider routing PLL2 to any of outputs 0, 1, 2, 3 and routing PLL1 to any of outputs 4, 5, 6, 7.
      – Clock output MUXes can create a path for noise coupling. Factor in frequencies which may have some bleedthrough from non selected mux inputs.
      – If possible, use outputs 0, 1, 2 or 3 since they don't have MUX in the clock path and have limited opportunity for cross coupled noise.

5. Device Programming
   – The EVM programming software tool CodeLoader can be used to program the device with the desired configuration.

11.2.4.1.1 Device Selection

Use the WEBENCH Clock Architect Tool. Enter the required frequencies and formats into the tool. To use this device, find a solution using the LMK03328.

11.2.4.1.1.1 Calculation Using LCM

In this example, the LCM(156.25 MHz, 125 MHz) = 625 MHz and the LCM (100 MHz, 133.33 MHz, 66.66 MHz) = 400 MHz. It can be deduced that both PLLs need to be utilized to generate the required output frequencies. Valid VCO frequencies for LMK03328 are 5 GHz (625 * 8) and 4.8 GHz (400 * 12).

11.2.4.1.2 Device Configuration

For this example, when using the WEBENCH Clock Architect Tool, the reference would have been manually entered as 25 MHz according to input frequency requirements. Enter the desired output frequencies and click on 'Generate Solutions'. Select LMK03328 from the solution list.

From the simulation page of the WEBENCH Clock Architect Tool, it can be seen that to maximize phase detector frequencies, PLL1 and PLL2 R and M dividers are set to 1, doublers are enabled and N1 divider is set to 200 and N2 divider is set to 192. This results in a VCO1 frequency of 5 GHz and VCO2 frequency of 4.8 GHz. The tool also tries to select maximum possible value for the PLL post dividers and for this example, the post divider for each PLL is set to 8. At this point the design meets all input and output frequency requirements and it is possible to design a loop filter for system and simulate performance on the clock outputs. However, consider also the following:

Typical Applications (continued)

- At the time of release of this datasheet, the WEBENCH Clock Architect Tool doesn't assign outputs strategically for minimizing cross-coupled spurs and jitter.

11.2.4.1.3 PLL Loop Filter Design

The WEBENCH Clock Architect Tool allows loading a custom phase noise plot for reference inputs. For improved accuracy in simulation and optimum loop filter design, be sure to load these custom noise profiles. After loading a phase noise plot, user should recalculate the recommended loop filter design. The WEBENCH Clock Architect Tool will return solutions with high reference/phase detector frequencies by default. In the WEBENCH Clock Architect Tool the user may increase the reference divider to reduce the frequency if desired.

The next section will discuss PLL loop filter design specific to this example using default phase noise profiles.

NOTE

The WEBENCH Clock Architect Tool provides optimal loop filters upon selecting a solution from the solution list to simulate for the first time. Anytime PLL related inputs change, like input phase noise, charge pump current, divider values, and so forth, it is best to use the tool to re-calculate the optimal loop filter component values.

11.2.4.1.3.1 PLL Loop Filter Design

In the WEBENCH Clock Architect Tool simulator, click on the PLL1 or PLL2 loop filter design button, then press recommend design. For each PLL's loop filter, maximum phase detector frequency and maximum charge pump current are typically used. The tool recommends a loop filter that is designed to minimize jitter. The integrated loop filters' components are minimized with this recommendation as to allow maximum flexibility in achieving wide loop bandwidths for low PLL noise. With the recommended loop filter calculated, this loop filter is ready to be simulated.

Each PLL loop filter's bode plot can additionally be viewed and adjustments can be made to the integrated components. The effective loop bandwidth and phase margin with the updated values is then calculated. The integrated loop filter components are good to use when attempting to eliminate certain spurs. The recommended procedure is to increase C3 capacitance, then R3 resistance. Large R3 resistance can result in degraded VCO phase noise performance.

11.2.4.1.4 PLL and Clock Output Assignment

At this time the WEBENCH Clock Architect Tool does not assign output frequencies to specific output ports on the device with the intention to minimize cross-coupled spurs and jitter. The user may wish to make some educated re-assignment of outputs when using the EVM programming tool to configure the device registers appropriately.

In an effort to optimize device configuration for best jitter performance, following guidelines should be considered:
- Since the clock outputs, intended to be used to clock high data rates, are needed with lowest possible jitter, it is best to assign 156.25 MHz to outputs 0, 1 and assign 125 MHz to outputs 2, 3.
- To minimize cross coupling between PLLs, select PLL2 VCO to operate at 5 GHz and PLL1 VCO to operate 4.8 GHz.
- Coupling between outputs at different frequencies appear as spurs at offsets that is at the frequency difference between the outputs and its harmonics. Typical SerDes reference clocks need to have low integrated jitter upto an offset of 20 MHz and thus, to minimize cross coupling between output 3 and output 4, it is best to assign 100 MHz to outputs 4 and 5.
- The 133.3333 MHz can then be assigned to output 6.
- The 1.8-V LVCMOS clock at 66.6667 MHz is assigned to output 7 and it is best to select complementary LVCMOS operation. This helps to minimize coupling from this output channel to other outputs.

Typical Applications (continued)

11.2.5 Spur Mitigation Techniques

The LMK03328 offers several programmable features for optimizing fractional spurs. In order to get the best out of these features, it makes sense to understand the different kinds of spurs as well as their behaviors, causes, and remedies. Although optimizing spurs may involve some trial and error, there are ways to make this process more systematic.

11.2.5.1 Phase Detector Spurs

The phase detector spur occurs at an offset from the carrier equal to the phase detector frequency, f_{PD}. To minimize this spur, a lower phase detector frequency should be considered. In some cases where the loop bandwidth is very wide relative to the phase detector frequency, some benefit might be gained from using a narrower loop bandwidth or adding poles to the loop filter by using R3 and C3 if previously unused, but otherwise the loop filter has minimal impact. Bypassing at the supply pins and board layout can also have an impact on this spur, especially at higher phase detector frequencies.

11.2.5.2 Integer Boundary Fractional Spurs

This spur occurs at an offset equal to the difference between the VCO frequency and the closest integer channel for the VCO. For instance, if the phase detector frequency is 100 MHz and the VCO frequency is 5003 MHz, then the integer boundary spur would be at 3 MHz offset. This spur can be either PLL or VCO dominated. If it is PLL dominated, decreasing the loop bandwidth and some of the programmable fractional words may impact this spur. If the spur is VCO dominated, then reducing the loop filter will not help, but rather reducing the phase detector and having good slew rate and signal integrity at the selected reference input will help.

11.2.5.3 Primary Fractional Spurs

These spurs occur at multiples of f_{PD}/DEN and are not integer boundary spurs. For instance, if the phase detector frequency is 100 MHz and the fraction is 3/100, the primary fractional spurs would be at 1 MHz, 2 MHz, 4 MHz, 5 MHz, 6 MHz etc. These are impacted by the loop filter bandwidth and modulator order. If a small frequency error is acceptable, then a larger equivalent fraction may improve these spurs. This larger unequivalent fraction pushes the fractional spur energy to much lower frequencies where they do not significantly impact the system peformance.

11.2.5.4 Sub-Fractional Spurs

These spurs appear at a fraction of f_{PD}/DEN and depend on modulator order. With the first order modulator, there are no sub-fractional spurs. The second order modulator can produce 1/2 sub-fractional spurs if the denominator is even. A third order modulator can produce sub-fractional spurs at 1/2, 1/3, or 1/6 of the offset, depending if it is divisible by 2 or 3. For instance, if the phase detector frequency is 100 MHz and the fraction is 3/100, no sub-fractional spurs for a first order modulator or sub-fractional spurs at multiples of 1.5 MHz for a second or third order modulator would be expected. Aside from strategically choosing the fractional denominator and using a lower order modulator, another tactic to eliminate these spurs is to use dithering and express the fraction in larger equivalent terms. Since dithering also adds phase noise, its level needs to be managed to achieve acceptable phase noise and spurious performance.

Table 20 gives a summary of the spurs discussed so far and techniques to mitigate them.

Typical Applications (continued)

Table 20. Spurs and Mitigation Techniques

SPUR TYPE	OFFSET	WAYS TO REDUCE	TRADE-OFFS
Phase Detector	f_{PD}	Reduce Phase Detector Frequency.	Although reducing the phase detector frequency does improve this spur, it also degrades phase noise.
Integer Boundary	f_{VCO} mod f_{PD}	**Methods for PLL Dominated Spurs** -Avoid the worst case VCO frequencies if possible. -Ensure good slew rate and signal integrity at reference input. -Reduce loop bandwidth or add more filter poles to suppress out of band spurs.	Reducing the loop bandwidth may degrade the total integrated noise if the bandwidth is too narrow.
		Methods for VCO Dominated Spurs -Avoid the worst case VCO frequencies if possible. -Reduce Phase Detector Frequency. -Ensure good slew rate and signal integrity at reference input.	Reducing the phase detector may degrade the phase noise.
Primary Fractional	f_{PD}/DEN	-Decrease Loop Bandwidth. -Change Modulator Order. use Larger Unequivalent Fractions.	Decreasing the loop bandwidth may degrade in-band phase noise. Also, larger unequivalent fractions don't always reduce spurs.
Sub-Fractional	f_{PD}/DEN/k k=2,3, or 6	use Dithering. use Larger Equivalent Fractions. use Larger Unequivalent Fractions. -Reduce Modulator Order. -Eliminate factors of 2 or 3 in denominator.	Dithering and larger fractions may increase phase noise.

12 Power Supply Recommendations

12.1 Device Power Up Sequence

Figure 84 shows the power up sequence of the LMK03328 in both the hard pin mode and soft pin mode. In the event of device power up from ROM or EEPROM, it is recommended to lock one of the PLLs before the other (for cases where both PLLs are utilized to generate the required output frequencies) to avoid any injection locking issues in case both VCOs operate in close vicinity.


Figure 84. Flow Chart for Device Power Up and Configuration

12.2 Device Power Up Timing

Before the outputs are enabled after power up, the LMK03328 goes through the initialization routine given in Table 21.

Table 21. LMK03328 Power Up Initialization Routine

PARAMETER	DEFINITION	DURATION	COMMENTS
T_{PWR}	Step 1: Power up ramp	Depends on customer supply ramp time	The POR monitor holds the device in power-down/reset until the VDD supply voltage reaches 2.72 V (min) to 2.95 V (max) and VDDO_01 reaches 1.7 V (min).
T_{XO}	Step 2: XO startup (if crystal is used)	Depends on XTAL. Could be several ms; For TXC 25 MHz typical XTAL startup time measures 100 us.	This step assumes PDN=1. The XTAL startup time is the time it takes for the XTAL to oscillate with sufficient amplitude. The LMK03328 has a built-in amplitude detection circuit, and halts the PLL lock sequence until the XTAL stage has sufficient swing.
$T_{CAL-PLL1}$	Step 3: Closed loop calibration period for PLL1	Programmable cycles of internal 10 MHz oscillator.	This counter is needed for the PLL1 loop to stabilize. The duration can range from 30 µs to 300 ms. Recommended duration for PLL1 as clock generator (loop bandwidth > 10 kHz) is 300 µs and for PLL1 as jitter cleaner (loop bandwidth < 1 kHz) is 300 ms.
T_{VCO1}	Step 4: VCO1 wait period	Programmable cycles of internal 10 MHz oscillator.	This counter is needed for the VCO1 to stabilize. The duration can range from 20 µs to 200 ms. Recommended duration for VCO1 is 400 us.
$T_{LOCK-PLL1}$	Step 5: PLL1 lock time	~4/LBW of PLL1	The Outputs turn on immediately after calibration. A small frequency error remains for the duration of ~4/LBW (so in clock generator mode typically 10 µs for a PLL bandwidth of 400 kHz). The initial output frequency will be lower than the target output frequency, as the loop filter starts out initially discharged.
$T_{LOL-PLL1}$	Step 6: PLL1 LOL indicator low	~1 PFD clock cycle	The PLL1 loss of lock indicator if selected on STATUS0 or STATUS1 will go low after 1 PFD clock cycle to indicate PLL1 is now locked.
$T_{CAL-PLL2}$	Step 7: Closed loop calibration period for PLL2	Programmable cycles of internal 10 MHz oscillator.	This counter is needed for the PLL2 loop to stabilize. The duration can range from 30 µs to 300 ms. Recommended duration for PLL2 as clock generator (loop bandwidth > 10 kHz) is 300 µs and for PLL2 as jitter cleaner (loop bandwidth < 1 kHz) is 300 ms.
T_{VCO2}	Step 8: VCO2 wait period	Programmable cycles of internal 10 MHz oscillator.	This counter is needed for the VCO2 to stabilize. The duration can range from 20 µs to 200 ms. Recommended duration for VCO2 is 400 us.
$T_{LOCK-PLL2}$	Step 9: PLL2 lock time	~4/LBW of PLL2	The Outputs turn on immediately after calibration. A small frequency error remains for the duration of ~4/LBW (so in clock generator mode typically 10 µs for a PLL bandwidth of 400 kHz). The initial output frequency will be lower than the target output frequency, as the loop filter starts out initially discharged.
$T_{LOL-PLL2}$	Step 10: PLL2 LOL indicator low	~1 PFD clock cycle	The PLL2 loss of lock indicator if selected on STATUS0 or STATUS1 will go low after 1 PFD clock cycle to indicate PLL2 is now locked.

The LMK03328 startup time for PLL1 or PLL2 is defined as the time taken, from the moment the core supplies reach 2.72 V and the VDDO_01 reaches 1.7 V, for either PLL to be locked and valid outputs are available at the outputs with no more than ±300 ppm error. Startup time for PLL1 can be calculated as

$$T_{PLL1\text{-}SU} = T_{XO} + T_{CAL\text{-}PLL1} + T_{VCO1} + T_{LOCK\text{-}PLL1} \tag{5}$$

When R12.1 = 0, startup time for PLL2 can be calculated as

$$T_{PLL2\text{-}SU} = T_{PLL1\ sU} + T_{CAL\text{-}PLL2} + T_{VCO2} + T_{LOCK\text{-}PLL2} \tag{6}$$

When R12.1 = 1, startup time for PLL2 can be calculated as

$$T_{PLL2\text{-}SU} = T_{XO} + T_{CAL\text{-}PLL2} + T_{VCO2} + T_{LOCK\text{-}PLL2} \tag{7}$$

12.3 Power Down

The PDN pin (active low) can be used both as device power-down pin and to initialize the device. When this pin is pulled low, the entire device is powered down. When it is pulled high, the power-on/reset (POR) sequence is triggered and causes all registers to be set to an initial state. The initial state is determined by the device control pins as described in the *Device Configuration Control* section. When PDN is pulled low, I²C is disabled. When PDN is pulled high, the device power-up sequence is initiated as described in *Device Power Up Sequence* and *Device Power Up Timing*.

Table 22. PDN Control

PDN	DEVICE OPERATION
0	Device is disabled
1	Normal operation

12.4 Power Rail Sequencing, Power Supply Ramp Rate, and Mixing Supply Domains

12.4.1 Mixing Supplies

The LMK03328 incorporates flexible power supply architecture. It is recommended that the VDD_IN, VDD_PLL1, VDD_PLL2 and VDD_DIG supplies are driven by the same 3.3 V supply rail, but the individual VDDO_x supplies can be driven from separate 1.8 V, 2.5 V or 3.3 V supply rails. Lowest power consumption can be realized by operating the VDD_IN, VDD_PLL1, VDD_PLL2 and VDD_DIG supplies from a 3.3 V rail and the VDDO_x supplies from a 1.8 V rail.

12.4.2 Power-On Reset

The LMK03328 integrates a built-in power-on reset (POR) circuit, that holds the device in reset until all of the following conditions have been met:
*   the VDD_IN, VDD_PLL1, VDD_PLL2, or VDD_DIG supplies have reached at least 2.72 V
*   the VDDO_01 supply has reached at least 1.7 V
*   the PDN pin has reached at least 1.2 V
After this POR release, device internal counters start (see *Device Power Up Timing*) followed by device calibration.

12.4.3 Powering Up From Single Supply Rail

As long as the VDD_IN, VDD_PLL1, VDD_PLL2, and VDD_DIG, and VDDO_01 supplies are driven by the same 3.3 V supply rail that ramp in a monotonic manner from 0 V to 3.135 V, irrespective of the ramp time, then there is no requirement to add a capacitor on the PDN pin to externally delay the device power-up sequence. As shown in Figure 85, the PDN pin can be left floating, or otherwise driven by a host controller for meeting the clock sequencing requirements in the system.

Power Rail Sequencing, Power Supply Ramp Rate, and Mixing Supply Domains (continued)


Figure 85. Recommendations for Power Up from Single Supply Rail

12.4.4 Powering Up From Split Supply Rails

If the VDD_IN, VDD_PLL1, VDD_PLL2, and VDD_DIG, and VDDO_01 supplies are driven from different supply rails, irrespective of the ramp time from 0 V to 3.135 V on the core supplies, it is recommended to start the PLL calibration until after all of the core supplies have settled at 3.135 V. This can be realized by delaying the PDN low-to-high transition. The PDN input incorporates a 200 kΩ resistor to VDDO_01 and as shown in Figure 86, a capacitor from the PDN pin to GND can be used to form a R-C time constant with the internal pull-up resistor. This R-C time constant can be designed to delay the low-to-high transition of PDN, until all of the core supplies have settled at 3.135 V.

Figure 86. Recommendations for Power Up from Split Supply Rails

12.4.5 Slow Power-Up Supply Ramp

In case the VDD_IN, VDD_PLL1, VDD_PLL2, and VDD_DIG, and VDDO_01 supplies ramp slowly with a ramp time from 0 V to 3.135 V of over 100 ms, it is recommended to start the PLL calibration until after all of the core supplies have settled at 3.135 V. This can be realized by delaying the PDN low-to-high transition in a manner similar to the condition detailed in *Powering Up From Split Supply Rails* and shown in Figure 86.

Power Rail Sequencing, Power Supply Ramp Rate, and Mixing Supply Domains (continued)

12.4.6 Non-monotonic Power-Up Supply Ramp

In case the VDD_IN, VDD_PLL1, VDD_PLL2, and VDD_DIG, and VDDO_01 supplies ramp in a non-monotonic manner from 0 V to 3.135 V, it is recommended to start the PLL calibration until after all of the core supplies have settled at 3.135 V. This can be realized by delaying the PDN low-to-high transition in a manner similar to the condition detailed in *Powering Up From Split Supply Rails* and shown in Figure 86.

12.4.7 Slow Reference Input Clock Startup

If the reference input clock is direct coupled to the LMK03328 and has a very slow startup time of over 10 ms, as defined from the time power supply reaches acceptable operating voltage for the reference input generator, which is typically 2.97 V for a 3.3 V supply, to the time when the reference input has a stable clock output, additional care needs to be taken to prevent unsuccessful PLL calibration. In the case of the reference input building up its amplitude slowly, it is recommended to set the input buffer to differential irrespective of the input type (LVCMOS or differential). In case of LVCMOS inputs, it is also recommended to enable on-chip termination by setting R29.4 (for primary input) and/or R29.5 (for secondary input) to 1. There is one of two additional steps that need to be taken. The first approach is to add a capacitor to GND on the PDN pin that forms a R-C time constant with the internal 200 kΩ pull-up resistor. This R-C time constant can be designed to delay the low-to-high transition of PDN, until after the reference input clock is stable. The second approach is to program a larger PLL closed loop delay in R119[3-2] for PLL1 and in R133[3-2] for PLL2 that is longer than the time taken for the reference input clock to be stable.

12.5 Power Supply Bypassing

Figure 87 shows two conceptual layouts detailing recommended placement of power supply bypass capacitors. If the capacitors are mounted on the back side, 0402 components can be employed; however, soldering to the Thermal Dissipation Pad can be difficult. For component side mounting, use 0201 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low impedance connection to the ground plane.


Back Side

Component Side

Figure 87. Conceptual Placement of Power Supply Bypass Capacitors (NOT Representative of LMK03328 Supply Pin Locations)

13 Layout

13.1 Layout Guidelines

The following section provides the layout guidelines to ensure good thermal performance and power supply connections for the LMK03328.

13.1.1 Ensure Thermal Reliability

The LMK03328 is a high performance device. Therefore careful attention must be paid to device configuration and printed circuit board (PCB) layout with respect to device power consumption and thermal considerations. Employing a thermally-enhanced PCB layout can insure good thermal dissipation from the device to the PCB layers. Observing good thermal layout practices enables the thermal slug, or die attach pad (DAP), on the bottom of the QFN-48 package to provide a good thermal path between the die contained within the package and the ambient air through the PCB interface. This thermal pad also serves as the singular ground connection the device; therefore, a low inductance connection to multiple PCB ground layers (both internal and external) is essential.

13.1.1.1 Layout Example

Figure 88 shows a PCB layout example showing the application of thermal design practices and low-inductance ground connection between the device DAP and the PCB. Connecting a 6 x 6 thermal via pattern and using multiple PCB ground layers (e.g. 8- or 10-layer PCB) can help to reduce the junction-to-ambient thermal resistance, as indicated in the *Thermal Information* section. The 6×6 filled via pattern facilitates both considerations.

Layout Guidelines (continued)

Figure 88. 4-Layer PCB Thermal Layout Example for LMK03328 (8+ Layers Recommended)

14 器件和文档支持

14.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

14.2 商标

E2E is a trademark of Texas Instruments.

14.3 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

14.4 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

15 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理商造成的任何损失。

在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要求，TI 不承担任何责任。

产品		应用	
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址： 上海市浦东新区世纪大道1568 号，中建大厦32 楼邮政编码： 200122
Copyright © 2016, 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK03328RHSR	ACTIVE	WQFN	RHS	48	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	K03328A	Samples
LMK03328RHST	ACTIVE	WQFN	RHS	48	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	K03328A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK03328RHST	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK03328RHST	WQFN	RHS	48	250	210.0	185.0	35.0

RHS0048B

(6.8)

(48X 0.25)

(44X 0.5)

(6.8)

(□5.2)

(48X 0.6)

RECOMMENDED LAND PATTERN

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

(0.1)

C

0.8 MAX

(0.2)

PIN 1 INDEX AREA

7±0.1

7±0.1

B

A

PIN 1 ID

1   12

48   13

(45°X0.23)

48X 0.4±0.1

4X 5.5

□5.2±0.1

37   24

36   25

48X 0.25±0.05

⊕ 0.1ⓂC AⓈ BⓈ

44X 0.5

SQA48B (Rev A)

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

产品		应用	
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com