
								1	REVISI	ONS										
LTR		DESCRIPTION DATE (YR-MO-DA) APP					APPF	ROVED												
A	Make para outp spec Make Table desc	e chan graph ut curre ified u e chan e I by c cription	ge to li 1.3 by ent and nder pa ge to th deleting as spe	nput vol deleting d Power aragrap ne Shut g "µA" a ecified u	tage E g "6.5 V good h 1.3. down p ind repl inder F	d 4.4.4. nable (I /" and re (PGOO Delete Daramet lacing v igure 1. lpoint pa	EN) ma eplacing D) pin s footnote er unit vith "mA Add s	ximum g with ' sink cu e unde symbo A". Ado static bu	limit as "3.6 V". rrent pa r parag l as spe d note t urn-in to	s specif Delete aramete raph 1. ecified to AGN to Table	fied und e Peak ers as 6. under D termi	der		16-06-21 C. SAFFLE						
REV				1		1			1											
REV																				
REV SHEET REV	A	A																		
SHEET	A 15	A 16																		
SHEET REV	15			RE	/ /		A			A	A	A	A							A
SHEET REV SHEET	15				/ 			A	A 3		A 5	A 6	A 7		A 9	A 10	A 11	 A 12 		A 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		SHE PRE RIC	EET PAREI CK OFF	FICER						6 C(7 DLA	8 LAND	9) ANE , OHI0	10 0 MAF 0 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A		16 RD CUIT		SHE PRE RIC CHE	EET PAREI CK OFF	FICER	1					6 C(7 DLA	8 LAND	9) ANE , OHI0	10	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWN FOR U	15 NDAI OCIR(AWIN ING IS A JSE BY	16 RD CUIT G AVAILA		SHE PRE RIC CHE RA APP CH	EET PAREI CK OFF CKED JESH I ROVE	FICER BY PITHAE D BY S F. SA	1 DIA FFLE	2		4 MIC	5 CROC	6 CC http: CIRCI	7 DLA DLUM //www	8 IAND IBUS w.lan	9 O ANE , OHIO dand	10 0 MAF 0 432	11 218-39 ime.d	12 E 990 la.mi	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWN FOR U	IS NDAH OCIRC AWIN JSE BY ARTMEN NCIES		BLE	SHE PRE RIC CHE RA APP CH	EET PAREI CK OFF CKED JESH I ROVE	FICER BY PITHAE D BY S F. SAI	1 DIA FFLE	2		4 MIC	5 CROC	6 CC http: CIRCI	7 DLA DLUM //www //www	8 IBUS W.land	9 O ANE , OHI dand	10 D MAF D 432 mariti	11 218-39 ime.d	12 E 990 la.mi	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR U DEPA AND AGE DEPARTME	IS NDAH OCIRC AWIN JSE BY ARTMEN NCIES	TE TE TE TE TE TE TE TE TE TE TE TE TE	BLE	SHE PRE RIC CHE RA APP CH DRA	EET PAREI CK OFF CKED JESH I ROVE ARLES	FICER BY PITHAE D BY S F. SAI APPRO 16-0	1 DIA FFLE DVAL D 04-15	2		4 MIC TEF MO	5 CROC	6 CC http: CIRCI	7 DLA DLUM //www //www	8 IANE IBUS W.lan JINE DLTA ICON	9 O ANE , OHI dand	10 0 MAF 0 432 mariti	11 218-39 ime.d	12 990 <u>la.mi</u> RCE OR,	13 DDR	14

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function
01	TPS7H3301-SP	Sink/source double data rate (DDR) termination voltage regulator

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class		Device requirements documentation						
Q or V	Certific	Certification and qualification to MIL-PRF-38535						
1.2.4 Case outline(s).	The case outline(s) are as designate	ed in MIL-STD-1835	and as follows:					
Outline letter	Descriptive designator	<u>Terminals</u>	Package style					
х	See figure 1	16	Flat pack					
1.2.5 Lead finish. The	lead finish is as specified in MIL-PRI	F-38535 for device	classes Q and V.					
-	ANDARD RCUIT DRAWING	SIZE A		5962-14228				
	D AND MARITIME S, OHIO 43218-3990		REVISION LEVEL A	SHEET 2				

1.3 Absolute maximum ratings. 1/

	Input voltage: 2/	
	Input voltage (V _{IN}) / supply voltage (V _{DD}), supply voltage for low dropout	
	regulator (VLDOIN), remote sensing (VTTSNS), sense input (VDDQSNS)	
	Enable (EN)	0.3 V to 3.6 V
	Signal ground (PGND) to ground (GND)	0.3 V to 0.3 V
	Output voltage: 2/	
	Output voltage (VO/VTT), reference output (VTTREF)	0.3 V to 3.6 V
	Power good (PGOOD)	
	Maximum operating junction temperature (T _J)	
	Storage temperature range	
	Lead temperature (soldering, 10 seconds)	+300°C
	Electrostatic discharge (ESD) ratings:	
	Human body model (HBM)	
	Charged device model (CDM)	750 V to +750 V <u>4</u> /
1.4	Recommended operating conditions.	
	Supply voltages (VIN / VDD)	2.375 V to 3.5 V
	Voltage range:	
	VLDOIN	
	EN VTTSNS	
	VDDQSNS	
	VO/VTT, PGOOD	
	VTTREF	
	PGND	
	Operating junction temperature (T _J)	55°C to +125°C
	Ambient operating temperature range (T _A)	55°C to +125°C
1.5	Radiation features.	
	Maximum total ionizing dose available (dose rate = 50 - 300 rads(Si)/s)	100 krads(Si) 5/
	Maximum total ionizing dose available (dose rate = 10 mrads(Si)/s)	100 krads(Si) <u>5</u> /
	The manufacturer supplying device type 01 has performed characterization testing in according method 1019 paragraph 3.13.1.1 and the parts exhibited no enhanced low dose rate sensit level of 100 krads (Si).	

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise specified, all voltage values are with respect to the network ground pin.
- 3/ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- 4/ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.
- 5/ The manufacturer supplying device type 01 has performed characterization testing in accordance with MIL-STD-883 method 1019 paragraph 3.13.1.1 and the parts exhibited no enhanced low dose rate sensitivity (ELDRS) at a dose level of 100 krads (Si). The radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in MIL-STD-883, method 1019, condition A and condition D to a maximum total dose of 100 krads(Si).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14228
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	3

1.6 Thermal characteristics. 6/7/

Thermal metric	Symbol	Limit	Unit
Thermal resistance, junction to case (bottom)	θJC(BOT)	0.6	°C/W

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

JEDEC Solid State Technology Association

JEDEC JEP 155 - Recommended ESD Target Levels for HBM/MM Qualification

JEDEC JEP 157 - Recommended ESD-CDM Target Levels

(Copies of these documents are available online at <u>http://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

6/ Do not allow package body temperature to exceed 265°C at any time or permanent damage may result.

7/ Maximum power dissipation may be limited by overcurrent protection.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14228
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	4

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14228
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	5

	TA	BLE I. <u>Electrical per</u>	formance char	acteristics.				
Test	Symbol	Conditions \underline{f} -55°C \leq T _A \leq	+125°C	Group A subgroups	Device type		imits	Unit
Oursely summer t		unless otherwise	e specified			Min	Max	
Supply current. Supply current	IIN/IVDD			1,2,3	01		30	mA
Shutdown current	IVDD(SDN)	$V_{EN} = 3.3 \text{ V}, \text{ no loa}$ $V_{EN} = 0 \text{ V}, \text{VDDQS}$ no load		1,2,3	01		5	mA
		V _{EN} = 0 V, VVVQS no load	NS > 0.78 V,				8	
Supply current of VLDOIN	ILDOIN	V _{EN} = 3.3 V, no loa	d	1,2,3	01		1200	μA
Shutdown current of VLDOIN	ILDOIN(SDN)	V _{EN} = 0 V, no load		1,2,3	01		100	μΑ
Input current.				-			-	
Input current, VDDQSNS	IVDDQSNS	VEN = 3.3 V		1,2,3	01		6	μA
VO / VTT output.	1	I			1 1			
Output dc voltage, VO	VVOSNS/ VTTSNS	V _{LDOIN} = 2.5 V, VVTTREF = 1.25 V I _O = 0 A	(DDR1),	1,2,3	01	-6	6 6 mV	mV
		V _{LDOIN} = 1.8 V, VVTTREF = 0.9 V (I _O = 0 A	DDR2),			-6	6	
		V _{LDOIN} = 1.5 V, VVTTREF = 0.75 V I _O = 0 A	(DDR3),			-6	6	
		V _{LDOIN} = 1.35 V, VVTTREF = 0.675 V	√ (DDR3L),			-6	6	-
		V _{LDOIN} = 1.20 V, VVTTREF = 0.60 V I _O = 0 A	(DDR4),			-6	6	
See footnotes at end of ta	able.		SIZE					
MICROCIR DLA LANE	CUIT DRAW	E	A	REVISIO	-		5962-1 SHEET	
COLUMBUS, OHIO 43218-3990 A 6								

	TABI	E I. Electrical performar	nce characteris	<u>stics</u> - Continue	ed.			
Test	Symbol	Conditions $\underline{1}/$ -55°C \leq T _A \leq +	125°C	Group A subgroups	Device type	L	imits	Unit
		unless otherwise	specified			Min	Max	
VO / VTT output – continue	d.				<u> </u>			
V _{LODIN} - V _{TT}	V _{LODIN} > VTT	$V_{IN}/V_{DD} = 2.95 V$, $I_O = V_{VDDQSNS} = 2.50 V$, $V_{TT} = V_{VTTREF} - 50 m$		1,2,3	01		230	mV
		V _{IN} /V _{DD} = 2.95 V, I _O = V _{VDDQSNS} = 2.50 V, V _{TT} = V _{VTTREF} - 50 m					300	
		V _{IN} /V _{DD} = 2.95 V, I _O = V _{VDDQSNS} = 2.50 V, V _{TT} = V _{VTTREF} - 50 m	2.0 A, <u>4</u> /				400	
		V _{IN} /V _{DD} = 2.375 V, IO V _{VDDQSNS} = 1.80 V, V _{TT} = V _{VTTREF} – 50 m	= 0.5 A, <u>4</u> /		-		230	
		V _{IN} /V _{DD} = 2.375 V, IO V _{VDDQSNS} = 1.80 V, V _{TT} = V _{VTTREF} – 50 m	= 1 A, <u>4</u> /	-	-		300	
		V _{IN} /V _{DD} = 2.375 V, IO V _{VDDQSNS} = 1.80 V, V _{TT} = V _{VTTREF} - 50 m	= 2.0 A, <u>4</u> /				400	
		V _{IN} /V _{DD} = 2.375 V, I _O + V _{VDDQSNS} = 1.50 V, V _{TT} = V _{VTTREF} - 50 m	·				230	
		V _{IN} /V _{DD} = 2.375 V, IO VVDDQSNS = 1.50 V, VTT = VVTTREF - 50 m	= 1 A,		-		300	
		V _{IN} /V _{DD} = 2.375 V, IO V _{VDDQSNS} = 1.50 V, V _{TT} = V _{VTTREF} - 50 m	= 2.0 A, <u>4</u> /				400	
See footnotes at end of ta	ıble.	<u> •11 - •11KEF - 30 m</u>		1	<u> </u>		<u>.</u>	
MICROCIF	ANDARD		SIZE A	REVISION			5962-1 4	4228
	6, OHIO 4321			REVISION	A		5HEET 7	

Test	Symbol	Conditions <u>1/ 2/ 3</u> / -55°C ≤ T _A ≤ +125°C	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	-
VO / VTT output – contin	nued.						
V _{LODIN} > V _{TT}	V _{LODIN} - VTT	$V_{IN}/V_{DD} = 2.375 \text{ V}, I_O = 0.5 \text{ A},$ $V_{VDDQSNS} = 1.35 \text{ V},$ $V_{TT} = V_{VTTREF} - 50 \text{ mV} \text{ (DDR3L)}$	1,2,3	01	1 230 mV	mV	
		$V_{IN}/V_{DD} = 2.375 \text{ V}, I_O = 1 \text{ A},$ $V_{VDDQSNS} = 1.35 \text{ V},$ $V_{TT} = V_{VTTREF} - 50 \text{ mV} (DDR3L)$				300	
		$V_{IN}/V_{DD} = 2.375 \text{ V}, I_O = 2.0 \text{ A}, \underline{4}/$ $V_{VDDQSNS} = 1.35 \text{ V},$ $V_{TT} = V_{VTTREF} - 50 \text{ mV} (DDR3L)$				400	
		V _{IN} /V _{DD} = 2.375 V, I _O = 0.5 A, V _{VDDQSNS} = 1.20 V, V _{TT} = V _{VTTREF} – 50 mV (DDR4)				230	
		$V_{IN}/V_{DD} = 2.375 \text{ V}, I_O = 1 \text{ A},$ $V_{VDDQSNS} = 1.20 \text{ V},$ $V_{TT} = V_{VTTREF} - 50 \text{ mV} (DDR4)$				300	
		$V_{IN}/V_{DD} = 2.375 V, I_O = 2.0 A, \underline{4}/V_{VDDQSNS} = 1.20 V,$ $V_{TT} = V_{VTTREF} - 50 mV (DDR4)$				400	
Output voltage tolerance to VDDQSNS	VVOTOL/ VTTTOL	$I_{VO} = -3 \text{ A}, \underline{4}/$ across V _{IN} voltage range	1,2,3	01	12	34	mV
VDDQSINS		$I_{VO} = 3 \text{ A}, \underline{4}/$ across V _{IN} voltage range			-12	-34	
VO/VTT source current limit	IVOSRCL	With reference to V _{VTTREF} , V _{VTTSNS} = 90% x V _{VTTREF}	1,2,3	01	3.25	8	A
VO/VTT sink current limit	IVOSNCL	With reference to V _{VTTREF} , V _{VTTSNS} = 110% x V _{VTTREF}	1,2,3	01	3.5	5.5	A
Discharge impedance	RDSCHRG	$V_{DDQSNS} = 0 V, V_{VO} = 0.3 V,$ $V_{EN} = 0 V, T_A = +25C$	1	01		25	Ω

 TABLE I.
 Electrical performance characteristics
 - Continued.

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE A		5962-14228
	REVISION LEVEL A	SHEET 8

	TABLE I.	Electrical performance characte	<u>∍ristics</u> - Conti	inued.			
Test	Symbol	Conditions $1/2/3/$ -55°C \leq T _A \leq +125°C	Group A subgroups	Device type	Lir	Limits	
		unless otherwise specified			Min	Max	
Powergood comparator.	·	·	.			<u>. </u>	
VO/VTT PGOOD threshold	VTH(PG)	PGOOD window lower threshold with respect to VVTTREF	1,2,3	01	-23.5	-17.5	%
		PGOOD window upper threshold with respect to VVTTREF	 		17.5	23.5]
Output low voltage	VPGOODLOW	I _{SINK} = 4 mA	1,2,3	01		0.4	V
Leakage current	IPGOODLK	VOSNS = VREFIN (PGOOD high impedance),	1,2,3	01		1	μΑ
		PGOOD = V _{IN} + 0.2 V			1		
VDDQSNS and VVTTREF	- output.		_	_	_	_	_
V _{DDQSNS} voltage range	VDDQSNS_UVLO		1,2,3	01	1.0	2.8	V
VTTREF voltage tolerance to	Vvttref	-10 mA < I _{VTTREF} < 10 mA, V _{VDDQSNS} = 2.5 V	1,2,3	01	-15	15	mV
VVDDQSNS		-10 mA < I _{VTTREF} < 10 mA, V _{VDDQSNS} = 1.8 V			-15	15	
		-10 mA < I _{VTTREF} < 10 mA, V _{VDDQSNS} = 1.5 V			-15	15	
		-10 mA < I _{VTTREF} < 10 mA, V _{VDDQSNS} = 1.35 V			-15	15	
		-10 mA < I _{VTTREF} < 10 mA, V _{VDDQSNS} = 1.2 V			-15	15	
VVTTREF source current limit	IVTTREFSRCL	V _{REFOUT} = 0 V	1,2,3	01	10		mA
VVTTREF sink current limit	IVTTREFSRCCL	V _{REFOUT} = 0 V	1,2,3	01	6		mA

See footnotes at end of table.

MICROCIRCUIT DRAWING DLA LAND AND MARITIME				
COLUMBUS, OHIO 43218-3990				

REVISION LEVEL


5962-14228 SHEET

9

	TABLE I.	Electrical performance character	<u>istics</u> - Contin	ued.			
Test	Symbol	Conditions <u>1/ 2/ 3</u> / -55°C ≤ T _A ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
UVLO/EN logic threshold.							_
UVLO threshold	VVINUVVIN	Wake up, T _A = +25°C	1	01		2.25	V
High level input voltage	V _{ENIH}	Enable	1,2,3	01	1.7		V
Low level input voltage	V _{ENIL}	Enable	1,2,3	01		0.3	V
Logic input leakage current	IENLEAK	Enable, T _A = +25°C	1	01	-1	1	μA

- <u>1</u>/ Unless otherwise specified, V_{IN}/V_{DD} = 3.3 V and 2.375 V, V_{VLDOIN} = 1.8 V, $V_{VDDQSNS}$ = 1.8 V, $V_{VOSNS/VTTSNS}$ = 0.9 V, and V_{EN} = $V_{VIN/VDD}$.
- 2/ Devices supplied to this drawing have been characterized through all levels D, P, L and R of irradiation. However, this device is only tested at the "R" level. Pre and Post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C (see 1.5 herein).
- 3/ The manufacturer supplying RHA device type 01 has performed characterization testing in accordance with MIL-STD-883 method 1019 paragraph 3.13.1.1 and the parts exhibited no enhanced low dose rate sensitivity (ELDRS) at a dose level of 100 krads (Si).
- <u>4</u>/ The parameter is guaranteed to the limits specified by characterization but, not production tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14228
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	10



DSCC FORM 2234 APR 97 Case outline X - continued.

Symbol	Millimeters		Inc	hes
	Min	Max	Min	Max
А	1.833	2.333	0.072	0.092
b	0.382	0.482	0.015	0.019
с	0.097	0.177	0.004	0.007
D	10.760	11.260	0.424	0.443
D1	8.550	9.050	0.337	0.356
Е	24.642	25.142	0.970	0.990
E1	9.380	9.880	0.369	0.389
E2	6.340	6.840	0.250	0.269
е	1.190	1.350	0.047	0.053
Q	0.690	1.190	0.027	0.047
S1	0.844 REF		0.033	3 REF

NOTES:

- 1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
- 2. This package is hermetically sealed with a metal lid. Lid and heat sink are connected to pin 8 (GND).
- The leads are gold plated.
 Bottom side has a thermal pad.

FIGURE 1. Case outline - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14228
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	12

Device type			01		
Case outline	Х				
Terminal number	Terminal symbol	Input / Output	Description		
1	VTTREF	0	Reference output. Connect to GND through 0.1 μF ceramic capacitor.		
2	VDDQSNS	I	VDDQ sense input. Reference input for VTTREF.		
3	VLDOIN	I	Supply voltage for the low dropout (LDO) voltage regulator. Connect to VDDQ voltage or an alternate voltage source.		
4	VLDOIN	I	Supply voltage for the low dropout (LDO) voltage regulator. Connect to VDDQ voltage or an alternate voltage source.		
5	VLDOIN	I	Supply voltage for the low dropout (LDO) voltage regulator. Connect to VDDQ voltage or an alternate voltage source.		
6	PGND		Power ground. Connect output for the VTT / V_O low dropout voltage regulator to negative pin of the output capacitor.		
7	PGND		Power ground. Connect output for the VTT / V _O low dropout voltage regulator to negative pin of the output capacitor.		
8	PGND		Power ground. Connect output for the VTT / V _O low dropout voltage regulator to negative pin of the output capacitor.		
9	EN	I	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device.		
10	VDD / V _{IN}	I	2.5 V or 3.3 V power supply. A ceramic decoupling capacitor with a value between 1 μ F and 10 μ F is required.		
11	PGOOD	0	PGOOD output pin. PGOOD pin is an open drain output to indicate the output voltage is within specification.		
12	VTT / VO	0	Power output for VTT low drop out voltage regulator.		
13	VTT / VO	0	Power output for VTT low drop out voltage regulator.		
14	VTT / VO	0	Power output for VTT low drop out voltage regulator.		
15	AGND		Signal ground. Connect to negative pin of output capacitors. See note.		
16	VTTSNS	I	VDDQ sense input, reference input for VTTREF. Voltage sense for VTT/VO. Connect to positive pin of the output capacitor or the load.		

NOTE: Thermal pad and package lid are internally connected to ground.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-14228
		REVISION LEVEL A	SHEET 13

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 4, 5, 6, 7, 8, 9, 10, and 11 in table I, method 5005 of MIL-STD-883 shall be omitted.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14228
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	14

T	1		
Test requirements	Subgroups		
	(in accordance with		
	MIL-PRF-38	535, table III)	
	Device	Device	
	class Q	class V	
Interim electrical	1	1	
parameters (see 4.2)			
Static burn-in (see 4.2.1)	<u>1</u> /	<u>1</u> /	
Final electrical	1,2,3 <u>2</u> /	1,2,3 <u>3</u> /	
parameters (see 4.2)	, ,	, , . <u> </u>	
Group A test	1,2,3	1,2,3	
requirements (see 4.4)			
Group C end-point electrical	1,2,3	1,2,3 <u>3</u> /	
parameters (see 4.4)			
Group D end-point electrical	1	1	
parameters (see 4.4)			
Group E end-point electrical		1	
parameters (see 4.4)			

TABLE IIA. Electrical test requirements.

1/ For device classes Q and V, static burn-in I test shall be

 2/ PDA applies to subgroup 1.
 3/ Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be completed with reference to the previous endpoint electrical parameters.

TABLE IIB.	Burn-in and operating life test delta parameters. $T_A = +25^{\circ}C$.	1/
	· · · · · · · · · · · ·	

Parameters	Symbol	Conditions	Limit	Unit
Supply current	I _{IN} /I _{VDD}	V _{EN} = 3.3 V, no load	±1	mA
Shutdown current	IVDD(SDN)	V _{EN} = 0 V, no load, VDDQSNS > 0.78 V	±0.24	mA
Supply current of VLDOIN	ILDOIN	$V_{\text{EN}} = 3.3 \text{ V}$, no load	±60	μΑ
Shutdown current of VLDOIN	ILDOIN(SDN)	V _{EN} = 0 V, no load, VDDQSNS > 0.78 V	±8.5	μA
Output DC voltage, VO	Vvosns/Vttsns	V _{LDOIN} = 1.8 V, I _O = 0 A, V _{VTTREF} = 0.9 V (DDR2)	±27	mV

1/ These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-14228
		REVISION LEVEL A	SHEET 15

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total irradiation dose testing</u>. Total irradiation dose testing shall be performed in accordance with MIL-STD-883, method 1019, condition A and condition D as specified herein.

4.4.4.2 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5 krads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14228
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	16

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 16-06-21

Approved sources of supply for SMD 5962-14228 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-1422801VXC	01295	TPS7H3301-SP
5962R1422801VXC	01295	TPS7H3301-RHA

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

01295

Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.