

# DRV2667 具有升压、数字前端和内部波形存储器的 压电式触觉驱动器

## 1 特性

- 集成数字前端
  - 最高可达 400kHz 的 I<sup>2</sup>C 总线控制
  - 高级波形合成器
  - 2kB 内部波形存储器
  - 100 字节内部先入先出 (FIFO) 接口
  - 兼容 Immersion TS5000
  - 可选模拟输入
- 高电压压电式触觉驱动器
  - 在 200V<sub>PP</sub> 和 300Hz 上驱动高达 100nF 的负载
  - 在 150V<sub>PP</sub> 和 300Hz 上驱动高达 150nF 的负载
  - 在 100V<sub>PP</sub> 和 300Hz 上驱动高达 330nF 的负载
  - 在 50V<sub>PP</sub> 和 300Hz 上驱动高达 680nF 的负载
  - 差分输出
- 105-V 集成升压转换器
  - 可调升压电压
  - 可调节升压限流
  - 集成功率场效应晶体管 (FET) 和二极管
  - 无需变压器
- 2ms 快速启动时间
- 3V 至 5.5V 的宽电源电压范围
- 1.8V 兼容, V<sub>DD</sub> 容限数字引脚

## 2 应用

- 手机和平板电脑
- 便携式计算机
- 键盘和鼠标
- 电脑游戏
- 支持触控功能的器件

## 3 说明

DRV2667 器件是一款压电式触觉驱动器，集成了 105-V 升压开关、集成功率二极管、集成全差分放大器和集成数字前端，能够驱动高压和低压压电式触觉致动器。这款多用途器件通过 I<sup>2</sup>C 端口或模拟输入支持 HD 触觉控制。

DRV2667 器件的数字接口可通过一条兼容 I<sup>2</sup>C 的总线实现。数字接口可减轻主机系统中处理器应对脉宽调制 (PWM) 生成或满足其他模拟通道要求所需的昂贵负担。对内部 FIFO 的任何写操作都将自动唤醒器件，并在 2ms 的内部启动程序之后开始播放波形。当数据流停止或者 FIFO 正在运行时，该器件将自动进入一个无爆音关断程序。

DRV2667 器件还包含波形存储器，用于以最小的延迟保存并读取波形，同时包含一个高级波形合成器，以最小的存储空间构建复杂触觉波形。这就提供了一个硬件加速方式，从而减轻了处理器的触觉生成工作并大大减少了触觉接口上的总线流量。


升压电压通过两个外部电阻进行设置，升压电流限制可通过 R<sub>EXT</sub> 电阻进行编程。2ms 的典型启动时间使得 DRV2667 成为实现快速触觉响应的压电式驱动器的理想选择。该器件具有热过载保护功能，可避免在过驱动时遭到损坏。

器件信息(1)

| 器件型号    | 封装       | 封装尺寸 (最大值)        |
|---------|----------|-------------------|
| DRV2667 | QFN (20) | 4.00 mm x 4.00 mm |

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化电路原理图



## 目录

|          |  |           |           |   |           |
|----------|--|-----------|-----------|---|-----------|
| <b>1</b> | 特性 .....                                     | <b>1</b>  | 7.4       | Device Functional Modes .....               | <b>13</b> |
| <b>2</b> | 应用 .....                                     | <b>1</b>  | 7.5       | Programming .....                           | <b>15</b> |
| <b>3</b> | 说明 .....                                     | <b>1</b>  | 7.6       | Register Map .....                          | <b>24</b> |
| <b>4</b> | 修订历史记录 .....                                 | <b>2</b>  | <b>8</b>  | <b>Application and Implementation</b> ..... | <b>29</b> |
| <b>5</b> | <b>Pin Configuration and Functions</b> ..... | <b>3</b>  | 8.1       | Application Information .....               | <b>29</b> |
| <b>6</b> | <b>Specifications</b> .....                  | <b>4</b>  | 8.2       | Typical Application .....                   | <b>30</b> |
| 6.1      | Absolute Maximum Ratings .....               | <b>4</b>  | 8.3       | Initialization Setup .....                  | <b>32</b> |
| 6.2      | ESD Ratings .....                            | <b>4</b>  | <b>9</b>  | <b>Power Supply Recommendations</b> .....   | <b>36</b> |
| 6.3      | Recommended Operating Conditions .....       | <b>4</b>  | <b>10</b> | <b>Layout</b> .....                         | <b>36</b> |
| 6.4      | Thermal Information .....                    | <b>4</b>  | 10.1      | Layout Guidelines .....                     | <b>36</b> |
| 6.5      | Electrical Characteristics .....             | <b>5</b>  | 10.2      | Layout Example .....                        | <b>37</b> |
| 6.6      | Timing Requirements .....                    | <b>6</b>  | <b>11</b> | <b>器件和文档支持</b> .....                        | <b>38</b> |
| 6.7      | Switching Characteristics .....              | <b>6</b>  | 11.1      | 社区资源 .....                                  | <b>38</b> |
| 6.8      | Typical Characteristics .....                | <b>7</b>  | 11.2      | 商标 .....                                    | <b>38</b> |
| <b>7</b> | <b>Detailed Description</b> .....            | <b>10</b> | 11.3      | 静电放电警告 .....                                | <b>38</b> |
| 7.1      | Overview .....                               | <b>10</b> | 11.4      | Glossary .....                              | <b>38</b> |
| 7.2      | Functional Block Diagram .....               | <b>10</b> | <b>12</b> | <b>机械、封装和可订购信息</b> .....                    | <b>38</b> |
| 7.3      | Feature Description .....                    | <b>10</b> |           |   |           |


## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

| <b>Changes from Revision A (January 2014) to Revision B</b>                         | <b>Page</b> |
|---|-------------|
| • 已添加 ESD 额定值表，特性 说明 部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分 ..... | <b>1</b>    |
| • 已添加 Exception description to <i>Brownout Protection</i> section .....             | <b>13</b>   |

| <b>Changes from Original (March 2013) to Revision A</b> | <b>Page</b> |
|---|-------------|
| • 已更改 产品文件夹中的单页数据表至完整数据表 .....                          | <b>1</b>    |

## 5 Pin Configuration and Functions



**Pin Functions**

| PIN  |         | TYPE | DESCRIPTION   |
|------|---------|------|---|
| NAME | NO.     |      |   |
| PUMP | 1       | P    | Internal charge pump voltage                                  |
| VDD  | 2       | P    | 3- to 5.5-V supply input. A 1 $\mu$ F-capacitor is required.  |
| FB   | 3       | I    | Boost feedback  |
| GND  | 4, 5, 6 | P    | Supply ground   |
| SW   | 7, 8    | P    | Internal boost switch pin                                     |
| NC   | 9       | —    | No connect  |
| BST  | 10, 11  | P    | Boost output voltage. A 0.1- $\mu$ F capacitor is required.   |
| PVDD | 12      | P    | High-voltage amplifier input voltage                          |
| OUT+ | 13      | O    | Positive haptic driver differential output                    |
| OUT- | 14      | O    | Negative haptic driver differential output                    |
| REXT | 15      | I    | Sets boost current limit. Resistor to ground.                 |
| IN-  | 16      | I    | Negative analog input   |
| IN+  | 17      | I    | Positive analog input   |
| SCL  | 18      | I    | I <sup>2</sup> C clock  |
| SDA  | 19      | I/O  | I <sup>2</sup> C data   |
| REG  | 20      | O    | 1.8-V regulator output. A 0.1- $\mu$ F capacitor is required. |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

|                                       |                           | MIN  | MAX            | UNIT |
|---------------------------------------|---------------------------|------|----------------|------|
| Supply Voltage, $V_{DD}$              |                           | -0.3 | 6              | V    |
| Input voltage, $V_I$                  | SDA, SCL, IN+, IN-, FB    | -0.3 | $V_{DD} + 0.3$ | V    |
| Boost voltage                         | BST, SW, OUT+, OUT-, PVDD | -0.3 | 120            | V    |
| Operating free-air temperature, $T_A$ |                           | -40  | 70             | °C   |
| Operating junction temperature, $T_J$ |                           | -40  | 150            | °C   |
| Storage temperature, $T_{stg}$        |                           | -65  | 85             | °C   |

### 6.2 ESD Ratings

|                                     |  | VALUE | UNIT |
|-------------------------------------|--|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2500 | V    |
|                                     | Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  |      |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|           |                                | MIN  | NOM | MAX  | UNIT |
|-----------|--------------------------------|--|-----|------|------|
| $V_{DD}$  | Supply voltage                 | 3  |     | 5.5  | V    |
| $V_{BST}$ | Boost voltage                  | 15   |     | 105  | V    |
| $V_{IN}$  | Differential input voltage     |  | 1.8 |      | V    |
| $C_L$     | Load capacitance               | $V_{BST} = 105$ V, Frequency = 500 Hz, $V_{OUT} = 200$ V <sub>PP</sub> |     | 50   | nF   |
|           |                                | $V_{BST} = 105$ V, Frequency = 300 Hz, $V_{OUT} = 200$ V <sub>PP</sub> |     | 100  |      |
|           |                                | $V_{BST} = 80$ V, Frequency = 300 Hz, $V_{OUT} = 150$ V <sub>PP</sub>  |     | 150  |      |
|           |                                | $V_{BST} = 55$ V, Frequency = 300 Hz, $V_{OUT} = 100$ V <sub>PP</sub>  |     | 330  |      |
|           |                                | $V_{BST} = 30$ V, Frequency = 300 Hz, $V_{OUT} = 50$ V <sub>PP</sub>   |     | 680  |      |
|           |                                | $V_{BST} = 25$ V, Frequency = 300 Hz, $V_{OUT} = 40$ V <sub>PP</sub>   |     | 1000 |      |
|           |                                | $V_{BST} = 15$ V, Frequency = 300 Hz, $V_{OUT} = 20$ V <sub>PP</sub>   |     | 3000 |      |
| $R_{EXT}$ | Current limit control resistor | 6  |     | 35   | kΩ   |
| L         | Inductance for boost converter | 3.3  |     |      | μH   |

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | DRV2667   | UNIT |
|-------------------------------|--|-----------|------|
|                               |  | RGP (QFN) |      |
|                               |  | 20 PINS   |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 32.6      | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 30.4      | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 8.2       | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 0.4       | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 8.1       | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | 2.2       | °C/W |

 (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/Spra953).

## 6.5 Electrical Characteristics

 $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.6\text{ V}$  (unless otherwise noted)

| PARAMETER      |  | TEST CONDITIONS   | MIN   | TYP  | MAX  | UNIT          |
|----------------|--|---|---|------|------|---------------|
| $V_{REG}$      | Voltage at the REG pin                   |   | 1.6   | 1.75 | 1.9  | V             |
| $I_{IL}$       | Digital low-level input current          | SDA, SCL<br>$V_{DD} = 3.6\text{ V}$ , $V_I = 0\text{ V}$  |   |      | 1    | $\mu\text{A}$ |
| $I_{IH}$       | Digital high-level input current         | SDA, SCL<br>$V_{DD} = 3.6\text{ V}$ , $V_I = V_{DD}$  |   |      | 1    | $\mu\text{A}$ |
| $V_{IL}$       | Digital low-level input voltage          | SDA, SCL<br>$V_{DD} = 3.6\text{ V}$   |   |      | 0.5  | V             |
| $V_{IH}$       | Digital high-level input voltage         | SDA, SCL<br>$V_{DD} = 3.6\text{ V}$   | 1.4   |      |      | V             |
| $V_{OL}$       | Digital low-level output voltage         | SDA<br>3-mA sink current  |   |      | 0.4  | V             |
| $I_{SD}$       | Shutdown current                         | $V_{DD} = 3.6\text{ V}$ , STANDBY = 1   |   | 10   |      | $\mu\text{A}$ |
| $I_Q$          | Quiescent current                        | Digital mode  | $V_{DD} = 3.6\text{ V}$ , STANDBY = 0                                 | 130  | 175  | $\mu\text{A}$ |
|                |  | Analog mode   | $V_{DD} = 3.6\text{ V}$ , analog input mode, $V_{BST} = 105\text{ V}$ | 24   |      | mA            |
|                |  |   | $V_{DD} = 3.6\text{ V}$ , analog input mode, $V_{BST} = 80\text{ V}$  | 13   |      |               |
|                |  |   | $V_{DD} = 3.6\text{ V}$ , analog input mode, $V_{BST} = 50\text{ V}$  | 9    |      |               |
|                |  |   | $V_{DD} = 3.6\text{ V}$ , analog input mode, $V_{BST} = 30\text{ V}$  | 5    |      |               |
| $R_{IN}$       | Input impedance                          | IN+, IN-; All gains   |   | 100  |      | k $\Omega$    |
| $V_{OUT(FS)}$  | Full-scale output voltage (digital mode) | GAIN[1:0] = 00  | 49  | 50   | 51   | $V_{PP}$      |
|                |  | GAIN[1:0] = 01  | 98  | 100  | 102  |               |
|                |  | GAIN[1:0] = 10  | 147   | 150  | 153  |               |
|                |  | GAIN[1:0] = 01  | 196   | 200  | 204  |               |
| $V_{OUT(OS)}$  | Output offset                            | All gains   | -0.25   |      | 0.25 | V             |
| BW             | Amplifier bandwidth                      | GAIN[1:0] = 00, $V_{OUT} = 50\text{ V}_{PP}$ , no load  |   | 20   |      | kHz           |
|                |  | GAIN[1:0] = 01, $V_{OUT} = 100\text{ V}_{PP}$ , no load   |   | 10   |      |               |
|                |  | GAIN[1:0] = 10, $V_{OUT} = 150\text{ V}_{PP}$ , no load   |   | 7.5  |      |               |
|                |  | GAIN[1:0] = 11, $V_{OUT} = 200\text{ V}_{PP}$ , no load   |   | 5    |      |               |
| $I_{BAT, AVG}$ | Average battery current during operation | $C_L = 220\text{ nF}$ , $f = 200\text{ Hz}$ , $V_{BST} = 30\text{ V}$ , GAIN[1:0] = 00, $V_{OUT} = 50\text{ V}_{PP}$  |   | 69   |      | mA            |
|                |  | $C_L = 680\text{ nF}$ , $f = 150\text{ Hz}$ , $V_{BST} = 30\text{ V}$ , GAIN[1:0] = 00, $V_{OUT} = 50\text{ V}_{PP}$  |   | 75   |      |               |
|                |  | $C_L = 680\text{ nF}$ , $f = 300\text{ Hz}$ , $V_{BST} = 30\text{ V}$ , GAIN[1:0] = 00, $V_{OUT} = 50\text{ V}_{PP}$  |   | 115  |      |               |
|                |  | $C_L = 22\text{ nF}$ , $f = 200\text{ Hz}$ , $V_{BST} = 80\text{ V}$ , GAIN[1:0] = 10, $V_{OUT} = 150\text{ V}_{PP}$  |   | 67   |      |               |
|                |  | $C_L = 47\text{ nF}$ , $f = 150\text{ Hz}$ , $V_{BST} = 105\text{ V}$ , GAIN[1:0] = 11, $V_{OUT} = 200\text{ V}_{PP}$ |   | 210  |      |               |
|                |  | $C_L = 47\text{ nF}$ , $f = 300\text{ Hz}$ , $V_{BST} = 105\text{ V}$ , GAIN[1:0] = 11, $V_{OUT} = 200\text{ V}_{PP}$ |   | 400  |      |               |
| THD+N          | Total harmonic distortion plus noise     | $f = 300\text{ Hz}$ , $V_{OUT} = 200\text{ V}_{PP}$   |   | 1%   |      |               |
| $f_S$          | Output sample rate                       | Digital playback engine sample rate   | 7.8   | 8    | 8.05 | kHz           |

## 6.6 Timing Requirements

$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.6\text{ V}$  (unless otherwise noted). For timing diagrams, see 图 1 and 图 2.

|             |  | MIN | NOM | MAX | UNIT          |
|-------------|--|-----|-----|-----|---------------|
| $f_{SCL}$   | Frequency at the SCL pin with no wait states   |     |     | 400 | kHz           |
| $t_{w(H)}$  | Pulse duration, SCL high                       | 0.6 |     |     | $\mu\text{s}$ |
| $t_{w(L)}$  | Pulse duration, SCL low                        | 1.3 |     |     | $\mu\text{s}$ |
| $t_{su(1)}$ | Setup time, SDA to SCL                         | 100 |     |     | ns            |
| $t_{h(1)}$  | Hold time, SCL to SDA                          | 10  |     |     | ns            |
| $t_{BUF}$   | Bus free time between stop and start condition | 1.3 |     |     | $\mu\text{s}$ |
| $t_{su(2)}$ | Setup time, SCL to start condition             | 0.6 |     |     | $\mu\text{s}$ |
| $t_{h(2)}$  | Hold time, start condition to SCL              | 0.6 |     |     | $\mu\text{s}$ |
| $t_{su(3)}$ | Setup time, SCL to stop condition              | 0.6 |     |     | $\mu\text{s}$ |

## 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER   | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------|-----------------|-----|-----|-----|------|
| $T_{start}$ | Start-up time   |     | 2   |     | ms   |




图 1. SCL and SDA Timing





图 2. Timing for Start and Stop Conditions




Typical Characteristics (continued)




f = 200 Hz PVDD = 105 V  
 C<sub>LOAD</sub> = 47 nF Gain = 40 dB

Figure 9. Total Harmonic Distortion + Noise vs Output Voltage




V<sub>DD</sub> = 3.6 V PVDD = 105 V  
 C<sub>LOAD</sub> = 47 nF Gain = 40 dB

Figure 10. Typical Waveform




f = 200 Hz PVDD = 55 V  
 C<sub>LOAD</sub> = 330 nF Gain = 34 dB

Figure 11. Total Harmonic Distortion + Noise vs Output Voltage




V<sub>DD</sub> = 3.6 V PVDD = 55 V  
 C<sub>LOAD</sub> = 330 nF Gain = 34 dB

Figure 12. Typical Waveform - Differential



f = 200 Hz PVDD = 30 V  
 C<sub>LOAD</sub> = 680 nF Gain = 28 dB

Figure 13. Total Harmonic Distortion + Noise vs Output Voltage




V<sub>DD</sub> = 3.6 V PVDD = 30 V  
 C<sub>LOAD</sub> = 680 nF Gain = 28 dB

Figure 14. I<sub>LIM</sub> vs R<sub>EXT</sub>



Typical Characteristics (continued)



f = 200 Hz PVDD = 105 V  
 C<sub>LOAD</sub> = 47 nF Gain = 40 dB

Figure 15. Example Waveform – Envelope Up




Figure 16. Example Waveform – Amplitude




Figure 17. Example Waveform – Envelope Down




Figure 18. Example Waveform – Frequency




Figure 19. Example Waveform – Envelope Up and Down




Figure 20. Example Waveform – Pinball Effect

## 7 Detailed Description

### 7.1 Overview


The DRV2667 device is a piezo haptic driver with integrated boost switch, integrated power diode, integrated fully-differential amplifier, and integrated digital front end. This versatile device is capable of driving both high-voltage and low-voltage piezo haptic actuators. The input signal can be driven over the I<sup>2</sup>C port or the analog inputs.

The digital interface of the DRV2667 device is available through an I<sup>2</sup>C compatible bus. A digital interface relieves the costly processor burden of PWM generation or additional analog channel requirements in the host system. Any writes to the internal FIFO automatically wakes up the device and begin playing the waveform after the 2 ms internal startup procedure. When the data flow stops or the FIFO under runs, the device automatically enters a pop-less shutdown procedure.

The DRV2667 device also includes waveform memory to store and recall waveforms with minimal latency as well as an advanced waveform synthesizer to construct complex haptic waveforms with minimal memory usage. This provide a means of hardware acceleration, relieving the host processor of haptic generation duties as well as minimizing bus traffic over the haptic interface.

The boost voltage is set using two external resistors, and the boost current limit is programmable through the R<sub>EXT</sub> resistor. A typical start-up time of 2 ms makes the DRV2667 an ideal piezo driver for fast haptic responses. Thermal overload protection prevents the device from being damaged when overdriven.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Support for Haptic Piezo Actuators

The DRV2667 device supports haptic piezo actuators of up to 200 V<sub>PP</sub>.

## Feature Description (接下页)

### 7.3.2 Flexible Front End Interface

The DRV2667 device supports multiple approaches to launch and control haptic effects, that are detailed in [Device Functional Modes](#).




图 21. Front-End Interface

### 7.3.3 Ramp Down Behavior

If the user leaves the state of the DAC at any level other than mid-scale (0x00), the DAC automatically ramps down at a safe rate after the timeout period has expired. If the DRV2667 device is properly programmed, the ramp down sequence will never be used. This is a failsafe for any unavoidable interruptions to the playback process. Any writes to the FIFO during the ramp down period are discarded.

### 7.3.4 Low Latency Startup

The DRV2667 device features a fast startup time, that is essential for achieving low latency in haptic applications. When the STANDBY bit is transitioned from high to low, the device is ready for operation. The device logic automatically controls the internal boost converter and amplifier enable signals. The boost converter and amplifier are enabled only when needed and otherwise remain in a lower power idle state. When the device received a data byte through the FIFO interface, or the GO bit is asserted (in Direct Playback from RAM or Waveform Synthesis Playback modes), the boost converter and amplifier wake up and the internal logic sends the first sample through the internal DAC after the wake-up is completed. In the system application, the entire system latency must be kept to less than 30 ms total to be imperceptible to the end user. At a 2-ms wake-up time, the device is a small percentage of the total system latency.

If the EN\_OVERRIDE bit is set, the device immediately enters the startup procedure and the boost converter and amplifier remain enabled, bypassing the internal controls. Subsequent transactions occur immediately with no wake-up overhead, but the boost converter and amplifier draw a quiescent current until the EN\_OVERRIDE bit is cleared by the user.

### 7.3.5 Low Power Standby Mode

The DRV2667 device has a low-power standby mode through the I<sup>2</sup>C interface that puts the device in its lowest power state. This mode is entered when the standby bit (STANDBY) is set from low to high. When the STANDBY bit is set high, no other mode of operation is enabled. When the STANDBY bit transitions from high to low, the device is readied for operation and may receive data.

### 7.3.6 Device Reset

The DRV2667 device has software-based reset functionality. When the DEV\_RST bit is set, the device immediately stops any transaction in process, resets all of its internal registers to the default values, and enters standby mode.

## Feature Description (接下页)

### 7.3.7 Amplifier Gain

The amplifier gain determines the gain from IN+/IN– to OUT+/OUT– when using the analog playback mode. For digital playback, the gain is optimized for achieving approximately 50 V<sub>PP</sub>, 100 V<sub>PP</sub>, 150 V<sub>PP</sub>, 200 V<sub>PP</sub> without clipping. Note that clipping of the amplifier occurs if the expected peak voltage is greater than the boost converter output voltage (VBST)

The DRV2667 device gain is programmable according to 表 1.

表 1. Amplifier Gain Table

| GAIN[1] | GAIN[0] | FULL SCALE PEAK VOLTAGE (V) | GAIN (dB) ANALOG MODE |
|---------|---------|-----------------------------|-----------------------|
| 0       | 0       | 25                          | 28.8                  |
| 0       | 1       | 50                          | 34.8                  |
| 1       | 0       | 75                          | 38.4                  |
| 1       | 1       | 100                         | 40.7                  |

### 7.3.8 Adjustable Boost Voltage

The output voltage of the integrated boost converter may be adjusted by a resistive feedback divider between the boost output voltage (VBST) and the feedback pin (FB). The boost voltage must be programmed to a value greater than the maximum peak signal voltage that the user expects to create with the device amplifier. Lower boost voltages achieve better system efficiency when lower amplitude signals are applied, thus the user must take care not to use a higher boost voltage than necessary. The maximum allowed boost voltage is 105 V.

### 7.3.9 Adjustable Current Limit

The current limit of the boost switch can be adjusted through a resistor to ground placed on the REXT pin. To avoid damage to both the inductor and the DRV2667 device, the programmed current limit must be less than the rated saturation limit of the inductor selected by the user. If the combination of the programmed limit and inductor saturation is not high enough, then the output current of the boost converter will not be high enough to regulate the boost output voltage under heavy load conditions. This then causes the boosted rail to sag, possibly causing distortion of the output waveform.

### 7.3.10 Internal Charge Pump

The DRV2667 device has an integrated charge pump to provide adequate gate drive for internal nodes. The output of this charge pump is placed on the PUMP pin. An X5R or X7R storage capacitor of 0.1 μF with a voltage rating of 10 V or greater must be placed at this pin.

### 7.3.11 Device Protection

#### 7.3.11.1 Thermal Protection

The DRV2667 device contains an internal temperature sensor that shuts down both the boost converter and the high-voltage amplifier when the temperature threshold is exceeded. When the device temperature falls below the threshold, the device will restart operation automatically. Continuous operation of the device is not recommended. Most haptic use models only operate the device in short bursts. The thermal shutdown function protects the device from damage when overdriven, but usage models which drive the device into thermal shutdown must always be avoided.

#### 7.3.11.2 Overcurrent Protection

If the load demands more current than what the DRV2667 device can supply, the device automatically clamps the output voltage to avoid damage.

### 7.3.11.3 Brownout Protection

The DRV2667 device has on-chip brownout protection. When activated, a reset signal is issued that returns the DRV2667 device to the initial default state. If the voltage regulator  $V_{REG}$  goes below the brownout protection threshold ( $V_{BOT}$ ) the DRV2667 device automatically shuts down. When  $V_{REG}$  returns to the typical output voltage (1.75 V), the DRV2667 device returns to the initial device state. The brownout protection threshold,  $V_{BOT}$ , is typically at 0.84 V.

There is one exception to this behavior. The brownout circuit is designed to tolerate fast brownout conditions as shown by Case 1 in [Figure 22](#). If the  $V_{DD}$  ramp-up rate is slower than 3.6 kV/s, then the device can fall into an unknown state. In such a situation, to return to the initial default state the device must be power-cycled with a  $V_{DD}$  ramp-up rate that is faster than 3.6 kV/s.




图 22. Brownout Behavior

## 7.4 Device Functional Modes

### 7.4.1 FIFO Mode

The DRV2667 device includes a 100-byte FIFO for real-time haptic waveform playback. The FIFO mode accepts 8-bit digital haptic waveform data over an I<sup>2</sup>C compatible bus and writes it into an on-chip FIFO. The data is read out of the FIFO automatically at an 8-kHz sampling rate and fed into a digital-to-analog converter (DAC). The DAC then drives the high-voltage amplifier. This mode is utilized when the user writes directly to the I<sup>2</sup>C FIFO entry address (0x0B). When the first data byte is written to the FIFO, the device goes through the proper start-up sequence and begins outputting the waveform automatically. An internal timing sequence waits approximately 2 ms before the first data is sent through the DAC and output by the device. It is important that the data values start and end at or near the mid-scale code (0x00) to avoid large steps at the beginning and end of the waveform. When the FIFO is empty, the device waits for the timeout period (see [Waveform Timeout](#)), and then enters into an idle state.

Because the speed of the serial interface could be faster than the read-out rate of the FIFO, the device does not acknowledge, or NAK, if the FIFO is full during a FIFO write transaction. If at any time the FIFO becomes completely full, the FIFO\_FULL bit is set. When in this condition, the FIFO cannot accept more data without overwriting previous data that has not yet been played. If this occurs, the user must wait until data has had a chance to empty from the FIFO before sending more data. The data must be re-sent starting at the byte that received a NAK.

Any multi-byte I<sup>2</sup>C write to the FIFO register is treated as a continuous write to the FIFO. Multi-byte writes are preferred for optimum performance. The FIFO interprets the incoming data as twos complement. This means the maximum full-scale code is 0x7F, the maximum negative voltage is 0x80, and the mid-scale is 0x00.

## Device Functional Modes (接下页)

### 7.4.1.1 *Waveform Timeout*

The DRV2667 device has a timeout period after the FIFO has emptied. This timeout period allows the user time to send a subsequent waveform before the device logic puts the device into idle mode, that then allows the host processor time to cue up an adjoining waveform from memory. After the timeout expires, the DRV2667 device must re-enter the 2 ms startup sequence before the next waveform plays. The timeout period is register-selectable to be 5, 10, 15 or 20 ms.

### 7.4.2 **Direct Playback from RAM Mode**

The Direct Playback from RAM mode makes use of the on-chip 2 kB of RAM for internal waveform storage. This mode allows for immediate, low-latency recall of arbitrary haptic waveforms with very little intervention from the host processor. Haptic waveforms, be they simple or complex, may be stored in this memory at opportune times when immediate processor response is not critical. Examples of this are when the end-user product is being powered up and initialized or when an application is being launched.

The waveforms are stored as 8-bit twos-complement, Nyquist-rate data points, and are played from RAM at an 8-kHz data rate. Up to 250 ms of total waveform playback time may be stored in the Direct Playback From RAM mode format in the 2-kB memory. The waveform sizes are completely customizable, so many small waveforms may be stored or fewer long ones. The sum of the waveform lengths must not be greater than the 2-kB RAM size.

### 7.4.3 **Waveform Synthesis Playback Mode**

The Waveform Synthesis Playback mode is a very powerful and an efficient way of utilizing the on-chip RAM while retaining all of the low-latency and low-processor overhead benefits of the Direct Playback From RAM mode. In this mode, the actual playback data is not explicitly stored, it is synthesized based on simple sinusoidal waveform "chunks". Each sinusoidal chunk consists of the following bytes:

- Amplitude
- Frequency
- Number of Cycles (Duration)
- Envelope

Using this method, multiple chunks may be cascaded together to form a wide variety of haptic effects. In addition to programming frequency, amplitude and duration bytes, the envelope byte allows individual amplitude ramps of various rates to be applied to the beginning and end of each chunk. The Waveform Synthesis Playback mode equips the user with powerful tools to store a virtually infinite tapestry of effects in device memory.

### 7.4.4 **Waveform Sequencer**

For the Direct Playback from RAM and the Waveform Synthesis Playback modes, waveform identifiers are stored sequentially into a waveform header at the beginning of the waveform memory. Each waveform may be called out from memory during playback by its individual waveform identifier using the waveform sequencer. The waveform sequencer allows the user to cascade up to eight waveforms together, that can be played either as a direct waveform or a synthesized waveform using the Direct Playback from RAM and Waveform Synthesis Playback methods. When the waveform memory and the waveform sequencer are populated, this powerful feature allows the host processor to fire a chain of up to eight cascaded effects with a single I<sup>2</sup>C register write.

### 7.4.5 **Analog Playback Mode**

In analog playback mode the signal in the IN+/IN– inputs is amplified and played through the high-voltage amplifier. When the INPUT\_MUX bit is set, the DRV2667 device switches the analog inputs (IN+/IN–) to the high-voltage amplifier. While in the analog mode, the gain is still register-selectable. Also, the high-voltage amplifier enable is controlled directly through the EN\_OVERRIDE bit, so the EN\_OVERRIDE bit must be set for the boost and amplifier to be active.

## Device Functional Modes (接下页)

### 7.4.6 Low Voltage Operation Mode

The lowest gain setting is optimized for 50 V<sub>PP</sub> with a boost voltage of 30 V. Some applications may not need 50 V<sub>PP</sub>, so the user may elect to program the boost converter as low as 15 V to improve efficiency. When using boost voltages lower than 30 V, consider the following: First, to reduce boost ripple to an acceptable level, a 50-V rater, 0.22-μF boost capacitor is recommended. Second, the maximum code range of the digital interface is limited. For example, the user may elect to program the boost voltage to 25 V, and plan for a maximum drive signal of 40 V<sub>PP</sub> at the actuator. Any digital code given to the FIFO that is greater than 20 V<sub>P</sub> / 25 V<sub>P</sub> × 127 = ±102 may induce clipping, so the user must only send digital codes between -102 and 102. Use of codes outside this range, for this example, may clip or drive the actuator beyond its rating.

## 7.5 Programming

### 7.5.1 Programming the Boost Voltage

The boost output voltage is programmed through two external resistors as shown in 图 23. The boost output voltage is given by 公式 1.




图 23. FB Network

$$V_{(BST)} = V_{(FB)} \cdot \left( 1 + \frac{R_1}{R_2} \right)$$

where

- $V_{(FB)} = 1.32 \text{ V}$  (1)

$V_{(BST)}$  must be programmed to a value of 5.0 V greater than the largest peak voltage expected in the system to allow adequate amplifier headroom. Because the programming range for the boost voltage extends to 105 V, the leakage current through the resistor divider can become significant. It is recommended that the sum of the resistances  $R_1 + R_2$  be greater than 400 kΩ. When resistor values greater than 1 MΩ are used, PCB contamination may cause boost voltage inaccuracy. Exercise caution when soldering large resistances, and clean the area when finished for best results. 表 2 shows examples on how to configure the device for different output voltages.

表 2. Boost Voltage Table

| R <sub>1</sub> | R <sub>2</sub> | GAIN[1:0] | V <sub>(BST)</sub> | FULL SCALE PEAK VOLTAGE (V) |
|----------------|----------------|-----------|--------------------|-----------------------------|
| 402 kΩ         | 18.2 kΩ        | 00        | 30                 | 25                          |
| 392 kΩ         | 9.76 kΩ        | 01        | 55                 | 50                          |
| 768 kΩ         | 13 kΩ          | 10        | 80                 | 75                          |
| 768 kΩ         | 9.76 kΩ        | 11        | 105                | 100                         |

### 7.5.2 Programming the Boost Current Limit

The peak current drawn from the supply through the inductor is set solely by the R<sub>(EXT)</sub> resistor. This peak current limit is independent of the inductance value chosen, but the inductor must be capable of handling this programmed limit. The relationship of R<sub>(EXT)</sub> and I<sub>LIM</sub> is approximated by 公式 2.

$$R_{(EXT)} = \left( K \cdot \frac{V_{REF}}{I_{LIM}} \right) - R_{INT}$$

where


- $K = 10500$ , , and
- $V_{REF} = 1.35 \text{ V}$
- $R_{INT} = 60 \Omega$
- $I_{LIM}$  is the desired peak current limit through the inductor.

(2)

### 7.5.3 Programming the RAM

#### 7.5.3.1 Accessing the RAM

To maintain compatibility with the majority of standard I<sup>2</sup>C controllers, the DRV2667 device uses 8-bit addressing. To access 2 kB of RAM, a paging system is employed. The page register is located at address 0xFF. There are 8 memory pages that make up the 2048 bytes with 256 bytes on each page. Note that page 0 is reserved for register control space, as shown in [图 24](#).



**图 24. Page Structure**

Because the device addresses are only 8-bits, a special exception exists to distinguish whether the user is trying to write the page register at address 0xFF or the memory location at 0xPFF, where P represents the page number. In order to access the page register, the programmer must use a Single-Byte I<sup>2</sup>C protocol to perform a single-byte write to memory location 0xFF (see [Single-Byte Write](#)). To access the memory location in RAM at register 0xFF, the user must use the Incremental Multiple-Byte protocol (see [Multiple-Byte Write and Incremental Multiple-Byte Write](#)), and the beginning address must be less than 0xFF.

The page register automatically increments for multiple-byte writes that cross the page boundaries, as a convenience for filling memory across multiple pages. Multiple-byte reads across page boundaries are not supported. All memory is retained in the device until the device power is cycled.

#### 7.5.3.2 RAM Format

The RAM is structured into 3 main blocks as shown in [图 25](#):

- Header size block; 1 byte
- Header block;  $N \times 5$  bytes, where  $N$  is the number of effects stored
- Waveform data block






图 25. RAM Structure

The first byte of the RAM (at memory location 0x00 on Page 1) must contain the header size. The header size refers to the last byte in the header, so the value stored must be  $N \times 5 + 1$ , as shown in 图 25.


The header block describes the location of the waveform data content. The structure of the header consists of 5-byte blocks containing the following information (see 图 26):

- Start address, upper byte
- Start address, lower byte
- Stop address, upper byte
- Stop address, lower byte
- Repeat count

| Memory location  | Byte 0                   | Byte 1                   | Byte 2                  | Byte 3                  | Byte 4       | Effect ID |
|------------------|--------------------------|--------------------------|-------------------------|-------------------------|--------------|-----------|
| 0x000            | Header Size - 1          |                          |                         |                         |              |           |
| 0x001            | Start Address Upper Byte | Start Address Lower Byte | Stop Address Upper Byte | Stop Address Lower Byte | Repeat Count | Effect 1  |
| 0x006            | Start Address Upper Byte | Start Address Lower Byte | Stop Address Upper Byte | Stop Address Lower Byte | Repeat Count | Effect 2  |
| 0x00B            | Start Address Upper Byte | Start Address Lower Byte | Stop Address Upper Byte | Stop Address Lower Byte | Repeat Count | Effect 3  |
|                  |                          | •                        |                         | •                       |              |           |
|                  |                          | •                        |                         | •                       |              |           |
|                  |                          | •                        |                         | •                       |              |           |
| $N \times 5 + 1$ | Start Address Upper Byte | Start Address Lower Byte | Stop Address Upper Byte | Stop Address Lower Byte | Repeat Count | Effect N  |

图 26. Header Format

Because more than 8-bits are required to address the 2 kB of memory, each start and stop address consists of two bytes. The start address contains the location of the first byte in the waveform and the stop byte contains the locations of the last byte in the waveform. Within the address byte, the upper byte contains the page address, and the lower byte refers to the specified address within the page (see 图 27). The upper byte interprets a 0 as Page 1, and a 7 as Page 8 because the waveform processing engine cannot access the control space in Page 0.



**图 27. Header Address Byte Format**

The repeat count byte contains the number of times this waveform identifier (which starts at the start address and ends at the stop address) is to be repeated when it is called during playback. A 0 in this byte is interpreted as an infinite loop and the waveform is played indefinitely until the GO bit is cleared by the user. Otherwise, the repeat count is simply the number of times that the waveform is repeated.

The waveform data can be interpreted in two ways:

- Direct Playback from RAM mode
- Waveform Synthesis Playback mode

Note that both modes can be stored in the RAM, and the device interprets the waveform data according to the mode specified. To signal the device which mode is desired, the MSB of the start address, upper byte is used (see 图 27). A 0 indicates Direct Playback from RAM Mode, and a 1 indicates a Waveform Synthesis Playback Mode.

The Direct Playback from RAM mode requires no special handling: the waveform starts at the start-address location and plays each sub-sequent byte at the Nyquist-rate. The data is stored in two's complement, where 0xFF is interpreted as full-scale, 0x00 is no signal, and 0x80 is negative full-scale. The waveform is played at an 8-kHz data rate.

The Waveform Synthesis Playback Mode stores data in sinusoidal chunks, where each chunk consists of four bytes as shown in 图 28:

- Amplitude
- Frequency
- Number of Cycles (Duration)
- Envelope




图 28. Waveform Synthesizer Format

The interpretation of each of these four bytes is outlined in 表 3.

表 3. Waveform Chunk Bytes for Synthesizer

| BYTE | NAME                        | DESCRIPTION   |
|------|-----------------------------|---|
| 1    | Amplitude                   | <p>The amplitude byte refers to the magnitude of the synthesized sinusoid. 0xFF produces a full-scale sinusoid, 0x80 produces a half-scale sinusoid, and 0x00 does not produce any signal. An amplitude of 0x00 can be useful for producing timed waits or delays within the effect.</p> <p>To calculate the absolute peak voltage, use the following equation, where <i>amplitude</i> is a single-byte integer:</p> $\text{Peak voltage} = \text{amplitude} / 255 \times \text{full-scale peak voltage}$   |
| 2    | Frequency                   | <p>The frequency byte adjusts the frequency of the synthesized sinusoid. The minimum frequency is 7.8125 Hz. A value of zero is not allowed. The sinusoidal frequency is determined with the following equation, where <i>frequency</i> is a single-byte integer:</p> $\text{Sinusoid frequency (Hz)} = 7.8125 \times \text{frequency}$   |
| 3    | Number of Cycles (Duration) | <p>The number of sinusoidal cycles to be played by the synthesizer. A convenient way to specify the duration of a coherent sinusoid is by inputting the number of cycles. This method ensures that the waveform chunk will always begin and end at zero amplitude, thus avoiding discontinuities. The actual duration in time given by this value may be calculated through the following equation, where <i># of cycles</i> and <i>frequency</i> are both single-byte integers.</p> $\text{Duration (ms)} = 1000 \times \# \text{ of cycles} / (7.8125 \times \text{frequency})$ |

表 3. Waveform Chunk Bytes for Synthesizer (接下页)

| BYTE | NAME     | DESCRIPTION   |                 |
|------|----------|---|-----------------|
| 4    | Envelope | The envelope byte is divided into two nibbles. The upper nibble, bits [7:4], sets the ramp-up rate at the beginning of the synthesized sinusoid, and the lower nibble, bits [3:0], sets the ramp-down rate at the end of the synthesized sinusoid. The user must note that the ramp-up time is included in the duration parameter of the waveform, and the ramp-down time is appended to the duration parameter of the waveform. As such, if a ramp-up time is used, the ramp-up time must be less than the duration time as programmed in byte 3. Also note that the <i>Total Ramp Time</i> is for a ramp to full-scale amplitude (amplitude = 0xFF). Ramps to a fraction of full-scale have the same fraction of the <i>Total Ramp Time</i> . |                 |
|      |          | Nibble Value  | Total Ramp Time |
|      |          | 0   | No Envelope     |
|      |          | 1   | 32 ms           |
|      |          | 2   | 64 ms           |
|      |          | 3   | 96 ms           |
|      |          | 4   | 128 ms          |
|      |          | 5   | 160 ms          |
|      |          | 6   | 192 ms          |
|      |          | 7   | 224 ms          |
|      |          | 8   | 256 ms          |
|      |          | 9   | 512 ms          |
|      |          | 10  | 768 ms          |
|      |          | 11  | 1024 ms         |
|      |          | 12  | 1280 ms         |
|      |          | 13  | 1536 ms         |
| 14   | 1792 ms  |   |                 |
| 15   | 2048 ms  |   |                 |

### 7.5.3.2.1 Programming the Waveform Sequencer

To play the effects stored in memory, the effects must be loaded into the waveform sequencer. The effects can then be launched by the use of the GO bit.

The waveform sequencer queues up to eight waveform identifiers for playback. A waveform identifier is an integer value referring to the index position of a waveform in the Header Block (see 图 26). Upon assertion of the GO bit, playback begins at register 0x03. When playback of that waveform ends, the waveform sequencer plays the next waveform identifier in register 0x04 if the identifier stored in register 0x04 is non-zero. The waveform sequencer continues in this way until the sequencer reaches an identifier value of zero or until all eight identifiers are played as shown in 图 29.




图 29. Waveform Sequencer

## 7.5.4 I<sup>2</sup>C Interface

### 7.5.4.1 General I<sup>2</sup>C Operation

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. The bus transfers data serially, one bit at a time. The 8-bit address and data bytes are transferred with the most-significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on the SDA signal indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. 图 30 shows a typical sequence. The master device generates the 7-bit slave address and the read-write (R/W) bit to start communication with a slave device. The master device then waits for an acknowledge condition. The slave device holds the SDA signal low during the acknowledge clock period to indicate acknowledgment. When this acknowledgment occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus a R/W bit (1 byte). All compatible devices share the same signals through a bidirectional bus using a wired-AND connection.

The number of bytes that can be transmitted between start and stop conditions is not limited. When the last word transfers, the master generates a stop condition to release the bus. 图 30 shows a generic data-transfer sequence.

Use external pullup resistors for the SDA and SCL signals to set the logic-high level for the bus. Pullup resistors with values between 660 Ω and 4.7 kΩ are recommended. Do not allow the SDA and SCL voltages to exceed the DRV2667 supply voltage, V<sub>DD</sub>.

The DRV2667 device operates as an I<sup>2</sup>C-slave with 1.8-V logic thresholds, but can operate up to the V<sub>DD</sub> voltage.

注

The slave address for the DRV2667 device is 0x59 (7-bit), or 1011001 in binary, which is equivalent to 0xB2 (8-bit) for writing and 0xB3 (8-bit) for reading.




图 30. Typical I<sup>2</sup>C Sequence

### 7.5.4.2 Single-Byte and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte read-write operations for all registers.

During multi-byte transactions, the register address provided serves as the starting address. Subsequent data transfers automatically increment the register address accessed until a stop condition is reached.

### 7.5.4.3 Single-Byte Write

As shown in 图 31, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read-write bit. The read-write bit determines the direction of the data transfer. For a write-data transfer, the read-write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read-write bit, the DRV2667 device responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the DRV2667 internal-memory address that is accessed. After receiving the register byte, the device responds again with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




图 31. Single-Byte Write Transfer

7.5.4.4 Multiple-Byte Write and Incremental Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the DRV2667 device. After receiving each data byte, the DRV2667 device responds with an acknowledge bit as shown in 图 32.




图 32. Multiple-Byte Write Transfer

7.5.4.5 Single-Byte Read

图 33 shows that a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read-write bit. For the data-read transfer, both a write followed by a read actually occur. Initially, a write occurs to transfer the address byte of the internal memory address to be read. As a result, the read-write bit is set to 0.

After receiving the DRV2667 address and the read-write bit, the DRV2667 device responds with an acknowledge bit. The master then sends the internal memory address byte, after which the device issues an acknowledge bit. The master device transmits another start condition followed by the DRV2667 address and the read-write bit again. This time, the read-write bit is set to 1, indicating a read transfer. Next, the DRV2667 device transmits the data byte from the memory address that is read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer. See the note in the [General I<sup>2</sup>C Operation](#) section for the device address.





图 33. Single-Byte Read Transfer

### 7.5.4.6 Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the DRV2667 device to the master device as shown in [图 34](#). With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.



**图 34. Multiple-Byte Read Transfer**

## 7.6 Register Map

### Register Map Overview

| REG NO. | DEFAULT | BIT 7         | BIT 6       | BIT 5    | BIT 4 | BIT 3        | BIT 2        | BIT 1       | BIT 0     |
|---------|---------|---------------|-------------|----------|-------|--------------|--------------|-------------|-----------|
| 0x00    | 0x02    | Reserved      |             |          |       |              | ILLEGAL_ADDR | FIFO_EMPTY  | FIFO_FULL |
| 0x01    | 0x38    | Reserved      | CHIPID[3:0] |          |       | INPUT_MUX    | GAIN[1:0]    |             |           |
| 0x02    | 0x40    | DEV_RST       | STANDBY     | Reserved |       | TIMEOUT[1:0] |              | EN_OVERRIDE | GO        |
| 0x03    | 0x00    | WAVFORM0[7:0] |             |          |       |              |              |             |           |
| 0x04    | 0x00    | WAVFORM1[7:0] |             |          |       |              |              |             |           |
| 0x05    | 0x00    | WAVFORM2[7:0] |             |          |       |              |              |             |           |
| 0x06    | 0x00    | WAVFORM3[7:0] |             |          |       |              |              |             |           |
| 0x07    | 0x00    | WAVFORM4[7:0] |             |          |       |              |              |             |           |
| 0x08    | 0x00    | WAVFORM5[7:0] |             |          |       |              |              |             |           |
| 0x09    | 0x00    | WAVFORM6[7:0] |             |          |       |              |              |             |           |
| 0x0A    | 0x00    | WAVFORM7[7:0] |             |          |       |              |              |             |           |
| 0x0B    | 0x00    | FIFO[7:0]     |             |          |       |              |              |             |           |
| 0xFF    | 0x00    | PAGE[7:0]     |             |          |       |              |              |             |           |



**7.6.1 Address: 0x00**
**Figure 35. 0x00**

| 7        | 6 | 5 | 4 | 3 | 2                   | 1                  | 0            |
|----------|---|---|---|---|---------------------|--------------------|--------------|
| Reserved |   |   |   |   | ILLEGAL_ADD<br>R[0] | FIFO_EMPTY[0]<br>] | FIFO_FULL[0] |
|          |   |   |   |   | RO-0                | RO-1               | RO-0         |

**Table 4. Address: 0x00**

| BIT | FIELD        | TYPE | DEFAULT | DESCRIPTION  |
|-----|--------------|------|---------|--|
| 7-3 | Reserved     |      |         |  |
| 2   | ILLEGAL_ADDR | RO   | 0       | Indicates that the waveform generator attempted to perform an illegal operation. This usually means that the user entered improper header information in the waveform memory.<br>0 Normal operation<br>1 Illegal address attempted |
| 1   | FIFO_EMPTY   | RO   | 1       | Indicates that the internal 100-byte FIFO is empty.<br>0 FIFO is not empty<br>1 FIFO is empty  |
| 0   | FIFO_FULL    | RO   | 0       | Indicates that the internal 100-byte FIFO is full and cannot accept data until another byte has played through the internal DAC.<br>0 FIFO not full<br>1 FIFO is full  |

**7.6.2 Address: 0x01**
**Figure 36. 0x01**

| 7        | 6           | 5    | 4    | 3            | 2         | 1     | 0     |
|----------|-------------|------|------|--------------|-----------|-------|-------|
| Reserved | CHIPID[3:0] |      |      | INPUT_MUX[0] | GAIN[1:0] |       |       |
|          | RO-0        | RO-1 | RO-1 | RO-1         | R/W-0     | R/W-0 | R/W-0 |

**Table 5. Address: 0x01**

| BIT | FIELD       | TYPE | DEFAULT | DESCRIPTION  |
|-----|-------------|------|---------|--|
| 7   | Reserved    |      |         |  |
| 6-3 | CHIPID[3:0] | RO   | 7       | Identifies the device.<br>0 DRV2660<br>7 DRV2667   |
| 2   | INPUT_MUX   | R/W  | 0       | Selects the source to be played.<br>0 Digital input source<br>1 Analog input source  |
| 1-0 | GAIN[1:0]   | R/W  | 0       | Selects the gain for the amplifier.<br>0 25 V (Digital) - 28.8 dB (Analog)<br>1 50 V (Digital) - 34.8 dB (Analog)<br>2 75 V (Digital) - 38.4 dB (Analog)<br>3 100 V (Digital) - 40.7 dB (Analog) |

**7.6.3 Address: 0x02**
**Figure 37. 0x02**

| 7          | 6          | 5        | 4 | 3            | 2     | 1                  | 0     |
|------------|------------|----------|---|--------------|-------|--------------------|-------|
| DEV_RST[0] | STANDBY[0] | Reserved |   | TIMEOUT[1:0] |       | EN_OVERRID<br>E[0] | GO[0] |
| R/W-0      | R/W-1      |          |   | R/W-0        | R/W-0 | R/W-0              | R/W-0 |

**Table 6. Address: 0x02**

| BIT | FIELD        | TYPE | DEFAULT | DESCRIPTION   |
|-----|--------------|------|---------|---|
| 7   | DEV_RST      | R/W  | 0       | When asserted, the device will immediately stop any transaction in process, reset all of its internal register to their default values, and enters standby mode.  |
|     |              |      |         | 0 Normal operation  |
|     |              |      |         | 1 Reset device  |
| 6   | STANDBY      | R/W  | 1       | Low-power standby   |
|     |              |      |         | 0 Device is active and ready to receive a signal.   |
|     |              |      |         | 1 Device is in low-power standby mode   |
| 5-4 | Reserved     |      |         |   |
| 3-2 | TIMEOUT[1:0] | R/W  | 0       | Time period when the FIFO runs empty and the device goes into idle mode, powering down the boost converter and amplifier.   |
|     |              |      |         | 0 5 ms  |
|     |              |      |         | 1 10 ms   |
|     |              |      |         | 2 15 ms   |
|     |              |      |         | 3 20 ms   |
| 1   | EN_OVERRIDE  | R/W  | 0       | Override bit for the boost converter and amplifier enables.   |
|     |              |      |         | 0 Boost converter and amplifier enables are controlled by device logic.   |
|     |              |      |         | 1 Boost converter and amplifier are enabled indefinitely.   |
| 0   | GO           | R/W  | 0       | Starts waveform playback, as indicated by the sequence registers 0x03 through 0x0A. This bit remains high during the execution of waveform playback, and self-clears upon completion of playback. The user may optionally clear this bit to cancel waveform playback. |
|     |              |      |         | 0 No waveform playing   |
|     |              |      |         | 1 Play (playing) waveform   |

**7.6.4 Address: 0x03**
**Figure 38. 0x03**

| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| WAVFORM0[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 7. Address: 0x03**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM0[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.5 Address: 0x04**
**Figure 39. 0x04**

| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| WAVFORM1[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 8. Address: 0x04**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM1[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.6 Address: 0x05**
**Figure 40. 0x05**

|               |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| WAVFORM2[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 9. Address: 0x05**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM2[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.7 Address: 0x06**
**Figure 41. 0x06**

|               |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| WAVFORM3[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 10. Address: 0x06**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM3[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.8 Address: 0x07**
**Figure 42. 0x07**

|               |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| WAVFORM4[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 11. Address: 0x07**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM4[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.9 Address: 0x08**
**Figure 43. 0x08**

|               |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| WAVFORM5[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 12. Address: 0x08**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM5[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.10 Address: 0x09**
**Figure 44. 0x09**

|               |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| WAVFORM6[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 13. Address: 0x09**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM6[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.11 Address: 0x0A**
**Figure 45. 0x0A**

|               |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| 7             | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| WAVFORM7[7:0] |       |       |       |       |       |       |       |
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 14. Address: 0x0A**

| BIT | FIELD         | TYPE | DEFAULT | DESCRIPTION  |
|-----|---------------|------|---------|--|
| 7-0 | WAVFORM7[7:0] | R/W  | 0       | When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played. |

**7.6.12 Address: 0x0B**
**Figure 46. 0x0B**

|           |       |       |       |       |       |       |       |
|-----------|-------|-------|-------|-------|-------|-------|-------|
| 7         | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| FIFO[7:0] |       |       |       |       |       |       |       |
| R/W-0     | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 15. Address: 0x0B**

| BIT | FIELD     | TYPE | DEFAULT | DESCRIPTION   |
|-----|-----------|------|---------|---|
| 7-0 | FIFO[7:0] | R/W  | 0       | Entry point for FIFO data. The user repeatedly writes this register with continuous haptic waveform data. |

**7.6.13 Address: 0xFF**
**Figure 47. 0xFF**

|           |       |       |       |       |       |       |       |
|-----------|-------|-------|-------|-------|-------|-------|-------|
| 7         | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| PAGE[7:0] |       |       |       |       |       |       |       |
| R/W-0     | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

**Table 16. Address: 0xFF**

| BIT | FIELD     | TYPE | DEFAULT | DESCRIPTION  |
|-----|-----------|------|---------|--|
| 7-0 | PAGE[7:0] | R/W  | 0       | Page register for memory interface. Write this register with the memory page to be accessed. |

## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The typical application for a haptic driver is in a touch-enabled system that already has an application processor that makes the decision on when to execute haptic effects.

The DRV2667 device is configured and can be used fully with I<sup>2</sup>C communication to stream or launch haptic effects. Additionally, the system designer may decide to use the analog input to stream the desired haptic effects.




图 48. Typical Application Configuration

表 17. Recommended External Components

| COMPONENT    | DESCRIPTION  | SPECIFICATION | TYPICAL VALUE   |
|--------------|--|---------------|-----------------|
| $C_{(VDD)}$  | Input capacitor  | Capacitance   | 1 $\mu$ F       |
| $C_{(REG)}$  | Regulator capacitor  | Capacitance   | 0.1 $\mu$ F     |
| $C_{(BST)}$  | Boost capacitor  | Capacitance   | 0.1 $\mu$ F     |
| $C_{BULK}$   | Bulk capacitor   | Capacitance   | 10 $\mu$ F      |
| $C_{(PUMP)}$ | Internal charge pump capacitor   | Capacitance   | 0.1 $\mu$ F     |
| $C_{(IN)}$   | AC coupling capacitor (optional)   | Capacitance   | 1 $\mu$ F       |
| $R_1$        | Boost feedback resistor<br>(see <a href="#">Programming the Boost Voltage</a> )      | Resistance    | 768 k $\Omega$  |
| $R_2$        | Boost feedback resistor<br>(see <a href="#">Programming the Boost Voltage</a> )      | Resistance    | 9.76 k $\Omega$ |
| $R_2$        | Current limit resistor<br>(see <a href="#">Programming the Boost Current Limit</a> ) | Resistance    | 13 k $\Omega$   |

Application Information (接下页)

表 17. Recommended External Components (接下页)

| COMPONENT         | DESCRIPTION     | SPECIFICATION | TYPICAL VALUE |
|-------------------|-----------------|---------------|---------------|
| R <sub>(PU)</sub> | Pullup resistor | Resistance    | 2.2 kΩ        |
| L <sub>1</sub>    | Boost inductor  | Inductance    | 3.3 μH        |

8.2 Typical Application

A typical application of the DRV2667 device is in a system that has external buttons which fire different haptic effects when pressed. 图 49 shows a typical schematic of such a system. The buttons can be physical buttons, capacitive-touch buttons, or GPIO signals coming from the touch-screen system.

Effects in this type of system are programmable.




图 49. Example Application Schematic

8.2.1 Design Requirements

For this design example, use the values listed in 表 18 as the input parameters.

表 18. Design Parameters

| DESIGN PARAMETER   | EXAMPLE VALUE       |
|--------------------|---------------------|
| Actuator type      | 120 V <sub>PP</sub> |
| Input power source | Li-ion / Li-polymer |

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Inductor Selection

Inductor selection plays a critical role in the performance of the DRV2667 device. The range of recommended inductances is from 3.3  $\mu\text{F}$  to 22  $\mu\text{F}$ . In general, higher inductances within an inductor series of a given manufacturer have lower saturation current limits, and vice-versa. When a larger inductance is chosen, the device boost converter automatically runs at a lower switching frequency and incurs less switching losses; however, larger values of inductance may have higher equivalent series resistance (ESR), that increases the parasitic inductor losses. Because lower values of inductance generally have higher saturation currents, they are a better choice when attempting to maximize the output current of the boost converter. Ensure that the saturation current of the inductor selected is higher than the programmed current limit for the device.

### 8.2.2.2 Piezo Actuator Selection

There are several key specifications to consider when choosing a piezo actuator for haptics, such as dimensions, blocking force, and displacement. However, the key electrical specifications from the driver perspective are voltage rating and capacitance.

At the maximum frequency of 500 Hz, the device is optimized to drive up to 50 nF at 200  $V_{PP}$ , that is the highest voltage swing capability. It drives larger capacitances if the programmed boost voltage is lowered and/or the user limits the input frequency range to lower frequencies (e.g. 300 Hz).



### 8.2.2.3 Boost Capacitor Selection

The boost output voltage may be programmed as high as 105 V. A capacitor with a voltage rating of at least the boost output voltage must be selected. A 250-V rated 100-nF capacitor of the X5R or X7R type is recommended for the 105 V case because ceramic capacitors tend to come in ratings of 100 V or 250 V. The selected boost capacitor must have a minimum working capacitance of at least 50 nF. For boost voltages from 30 V to 80 V, a 100-V rated or 250-V rated, 100-nF capacitor is acceptable. For boost voltages less than 30 V, a 50-V, 0.22- $\mu\text{F}$  capacitor is recommended.

### 8.2.2.4 Bulk Capacitor Selection

The use of a bulk capacitor placed next to the inductor is recommended due to the switch pin current requirements. A ceramic capacitors of the X5R or X7R type with capacitance of at least 1  $\mu\text{F}$  is recommended.

## 8.2.3 Application Curves



## 8.3 Initialization Setup

The DRV2667 device features a simple initialization procedure:

### 8.3.1 Initialization Procedure

1. Apply power to the DRV2667 device.
2. Wait for 1 ms for the DRV2667 device to power-up before attempting an I<sup>2</sup>C write.
3. Exit low-power standby mode by clearing the STANDBY bit in register 0x02, bit 6.
4. Choose the interface mode as analog or digital in register 0x01, bit 2.
5. Select the gain setting for your application in register 0x01, bits [1:0].
6. Choose the desired timeout period if using the digital interface mode (FIFO), in register 0x02, bits[3:2].
7. If using the digital interface mode, the device is now ready to receive data. If using the analog input mode, set the EN\_OVERRIDE bit in register 0x02, bit 1 to enable the boost and high-voltage amplifier and begin sourcing the waveform to the analog input.

### 8.3.2 Typical Usage Examples

#### 8.3.2.1 Single Click or Alert Example

The following programming example shows how to initialize the device and send a simple Mode 3 (Waveform Synthesis Playback mode) transaction. If the number of cycles is short (< 10), the effect is a click, and if the number of cycles is long (> 10) the effect is a buzz alert.

| I <sup>2</sup> C ADDRESS | I <sup>2</sup> C DATA | DESCRIPTION   |
|--------------------------|-----------------------|---|
| <b>Control</b>           |                       |   |
| 0x02                     | 0x00                  | Take device out of standby mode   |
| 0x01                     | 0x00                  | Set to lowest gain, 50 V <sub>PP</sub> maximum                              |
| 0x03                     | 0x01                  | Set sequencer to play waveform ID #1  |
| 0x04                     | 0x00                  | End of sequence   |
| <b>Header</b>            |                       |   |
| 0xFF                     | 0x01                  | Set memory to page 1  |
| 0x00                     | 0x05                  | Header size –1  |
| 0x01                     | 0x80                  | Start address upper byte, also indicates Mode 3                             |
| 0x02                     | 0x06                  | Start address lower byte  |
| 0x03                     | 0x00                  | Stop address upper byte   |
| 0x04                     | 0x09                  | Stop address lower byte   |
| 0x05                     | 0x01                  | Repeat count, play waveform once  |
| <b>Data</b>              |                       |   |
| 0x06                     | 0xFF                  | Amplitude for waveform ID #1, full-scale, 50 V <sub>PP</sub> at gain = 0    |
| 0x07                     | 0x19                  | Frequency for waveform ID #1, 195 Hz  |
| 0x08                     | 0x05                  | Duration for waveform ID #1, play 5 cycles                                  |
| 0x09                     | 0x00                  | Envelope for waveform ID #1, ramp up = no envelope, ramp down = no envelope |
| <b>Control</b>           |                       |   |
| 0xFF                     | 0x00                  | Set page register to control space  |
| 0x02                     | 0x01                  | Set GO bit (execute waveform sequence)                                      |



### 8.3.2.2 Library Storage Example

This example loads and plays the six effects shown in [Figure 15](#) through [Figure 20](#) into the waveform RAM. This is a simple example of how to put multiple waveforms in memory for subsequent low-latency recall. It is generally good practice to put the waveform header in page 1, and the waveform data in the following pages. When new waveforms are added later, the waveform data does not need to be shifted when this practice is used. Although this sequence seems long with the verbose descriptions, this example only takes 121 bytes of the waveform RAM, that is 6% of the available on-chip memory.

| I <sup>2</sup> C ADDRESS | I <sup>2</sup> C DATA | DESCRIPTION  |
|--------------------------|-----------------------|--|
| <b>Control</b>           |                       |  |
| 0x02                     | 0x00                  | Take device out of standby mode                                    |
| 0x01                     | 0x03                  | Set to highest gain, 200 V <sub>PP</sub> maximum                   |
| 0x03                     | 0x02                  | Set sequencer to play waveform ID #2 ( <a href="#">Figure 15</a> ) |
| 0x04                     | 0x01                  | Set sequencer to play waveform ID #1 ( <a href="#">Figure 16</a> ) |
| 0x05                     | 0x03                  | Set sequencer to play waveform ID #3 ( <a href="#">Figure 17</a> ) |
| 0x06                     | 0x04                  | Set sequencer to play waveform ID #4 ( <a href="#">Figure 18</a> ) |
| 0x07                     | 0x05                  | Set sequencer to play waveform ID #5 ( <a href="#">Figure 19</a> ) |
| 0x08                     | 0x06                  | Set sequencer to play waveform ID #6 ( <a href="#">Figure 20</a> ) |
| 0x09                     | 0x00                  | End of sequence  |
| <b>Header</b>            |                       |  |
| 0xFF                     | 0x01                  | Set memory to page 1   |
| 0x00                     | 0x1E                  | Header size –1   |
| 0x01                     | 0x81                  | Start address upper byte #1, also indicates Mode 3                 |
| 0x02                     | 0x00                  | Start address lower byte #1  |
| 0x03                     | 0x01                  | Stop address upper byte #1   |
| 0x04                     | 0x03                  | Stop address lower byte #1   |
| 0x05                     | 0x01                  | Repeat count, play waveform #1 once                                |
| 0x06                     | 0x81                  | Start address upper byte #2, also indicates Mode 3                 |
| 0x07                     | 0x04                  | Start address lower byte #2  |
| 0x08                     | 0x01                  | Stop address upper byte #2   |
| 0x09                     | 0x07                  | Stop address lower byte #2   |
| 0x0A                     | 0x01                  | Repeat count, play waveform #2 once                                |
| 0x0B                     | 0x81                  | Start address upper byte #3, also indicates Mode 3                 |
| 0x0C                     | 0x08                  | Start address lower byte #3  |
| 0x0D                     | 0x01                  | Stop address upper byte #3   |
| 0x0E                     | 0x0B                  | Stop address lower byte #3   |
| 0x0F                     | 0x01                  | Repeat count, play waveform #3 once                                |
| 0x10                     | 0x81                  | Start address upper byte #4, also indicates Mode 3                 |
| 0x11                     | 0x0C                  | Start address lower byte #4  |
| 0x12                     | 0x01                  | Stop address upper byte #4   |
| 0x13                     | 0x1B                  | Stop address lower byte #4   |
| 0x14                     | 0x01                  | Repeat count, play waveform #4 once                                |
| 0x15                     | 0x81                  | Start address upper byte #5, also indicates Mode 3                 |
| 0x16                     | 0x1C                  | Start address lower byte #5  |
| 0x17                     | 0x01                  | Stop address upper byte #5   |
| 0x18                     | 0x37                  | Stop address lower byte #5   |
| 0x19                     | 0x01                  | Repeat count, play waveform #5 once                                |
| 0x1A                     | 0x81                  | Start address upper byte #6, also indicates Mode 3                 |
| 0x1B                     | 0x38                  | Start address lower byte #6  |
| 0x1C                     | 0x01                  | Stop address upper byte #6   |

| I <sup>2</sup> C ADDRESS | I <sup>2</sup> C DATA | DESCRIPTION   |
|--------------------------|-----------------------|---|
| 0x1D                     | 0x5B                  | Stop address lower byte #6  |
| 0x1E                     | 0x01                  | Repeat count, play waveform #6 once   |
| <b>Data</b>              |                       |   |
| 0xFF                     | 0x02                  | Set memory to page 2  |
| 0x00                     | 0xFF                  | Amplitude for waveform ID #1, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x01                     | 0x1A                  | Frequency for waveform ID #1, 203 Hz  |
| 0x02                     | 0x0A                  | Duration for waveform ID #1, play 10 cycles                                 |
| 0x03                     | 0x10                  | Envelope for waveform ID #1, ramp up = 32 ms, ramp down = no envelope       |
| 0x04                     | 0xFF                  | Amplitude for waveform ID #2, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x05                     | 0x1A                  | Frequency for waveform ID #2, 203 Hz  |
| 0x06                     | 0x03                  | Duration for waveform ID #2, play 3 cycles                                  |
| 0x07                     | 0x01                  | Envelope for waveform ID #2, ramp up = no envelope, ramp down = 32 ms       |
| 0x08                     | 0xFF                  | Amplitude for waveform ID #3, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x09                     | 0x1A                  | Frequency for waveform ID #3, 203 Hz  |
| 0x0A                     | 0x0A                  | Duration for waveform ID #3, play 10 cycles                                 |
| 0x0B                     | 0x12                  | Envelope for waveform ID #3, ramp up = 32 ms, ramp down = 64 ms             |
| 0x0C                     | 0xFF                  | Amplitude for waveform ID #4, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x0D                     | 0x1A                  | Frequency for waveform ID #4, 203 Hz  |
| 0x0E                     | 0x04                  | Duration for waveform ID #4, play 4 cycles                                  |
| 0x0F                     | 0x00                  | Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope |
| 0x10                     | 0xBF                  | Amplitude for waveform ID #4, 150 V <sub>PP</sub> at gain = 3               |
| 0x11                     | 0x1A                  | Frequency for waveform ID #4, 203 Hz  |
| 0x12                     | 0x04                  | Duration for waveform ID #4, play 4 cycles                                  |
| 0x13                     | 0x00                  | Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope |
| 0x14                     | 0x80                  | Amplitude for waveform ID #4, 100 V <sub>PP</sub> at gain = 3               |
| 0x15                     | 0x1A                  | Frequency for waveform ID #4, 203 Hz  |
| 0x16                     | 0x04                  | Duration for waveform ID #4, play 4 cycles                                  |
| 0x17                     | 0x00                  | Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope |
| 0x18                     | 0x40                  | Amplitude for waveform ID #4, full-scale, 50 V <sub>PP</sub> at gain = 3    |
| 0x19                     | 0x1A                  | Frequency for waveform ID #4, 203 Hz  |
| 0x1A                     | 0x04                  | Duration for waveform ID #4, play 4 cycles                                  |
| 0x1B                     | 0x00                  | Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope |
| 0x1C                     | 0xFF                  | Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x1D                     | 0x0D                  | Frequency for waveform ID #5, 102 Hz  |
| 0x1E                     | 0x02                  | Duration for waveform ID #5, play 2 cycles                                  |
| 0x1F                     | 0x00                  | Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope |
| 0x20                     | 0x00                  | Amplitude for waveform ID #5, 0 V for delay                                 |
| 0x21                     | 0x26                  | Frequency for waveform ID #5, 297 Hz  |
| 0x22                     | 0x01                  | Duration for waveform ID #5, play 1 cycle (3.4 ms delay)                    |
| 0x23                     | 0x00                  | Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope |
| 0x24                     | 0xFF                  | Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x25                     | 0x13                  | Frequency for waveform ID #5, 148 Hz  |
| 0x26                     | 0x02                  | Duration for waveform ID #5, play 2 cycles                                  |
| 0x27                     | 0x00                  | Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope |
| 0x28                     | 0x00                  | Amplitude for waveform ID #5, 0 V for delay                                 |
| 0x29                     | 0x26                  | Frequency for waveform ID #5, 297 Hz  |
| 0x2A                     | 0x01                  | Duration for waveform ID #5, play 1 cycle (3.4 ms delay)                    |
| 0x2B                     | 0x00                  | Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope |
| 0x2C                     | 0xFF                  | Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3   |

| I <sup>2</sup> C ADDRESS | I <sup>2</sup> C DATA | DESCRIPTION   |
|--------------------------|-----------------------|---|
| 0x2D                     | 0x1A                  | Frequency for waveform ID #5, 203 Hz  |
| 0x2E                     | 0x02                  | Duration for waveform ID #5, play 2 cycles                                  |
| 0x2F                     | 0x00                  | Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope |
| 0x30                     | 0x00                  | Amplitude for waveform ID #5, 0 V for delay                                 |
| 0x31                     | 0x26                  | Frequency for waveform ID #5, 297 Hz  |
| 0x32                     | 0x01                  | Duration for waveform ID #5, play 1 cycle (3.4 ms delay)                    |
| 0x33                     | 0x00                  | Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope |
| 0x34                     | 0xFF                  | Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x35                     | 0x26                  | Frequency for waveform ID #5, 297 Hz  |
| 0x36                     | 0x02                  | Duration for waveform ID #5, play 2 cycles                                  |
| 0x37                     | 0x00                  | Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope |
| 0x38                     | 0xFF                  | Amplitude for waveform ID #6, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x39                     | 0x13                  | Frequency for waveform ID #6, 148 Hz  |
| 0x3A                     | 0x06                  | Duration for waveform ID #6, play 6 cycles                                  |
| 0x3B                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x3C                     | 0x00                  | Amplitude for waveform ID #6, 0 V for delay                                 |
| 0x3D                     | 0x0D                  | Frequency for waveform ID #6, 102 Hz  |
| 0x3E                     | 0x05                  | Duration for waveform ID #6, play 5 cycles (50 ms delay)                    |
| 0x3F                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x40                     | 0x80                  | Amplitude for waveform ID #6, 100 V <sub>PP</sub> at gain = 3               |
| 0x41                     | 0x1A                  | Frequency for waveform ID #6, 203 Hz  |
| 0x42                     | 0x06                  | Duration for waveform ID #6, play 6 cycles                                  |
| 0x43                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x44                     | 0x00                  | Amplitude for waveform ID #6, 0 V for delay                                 |
| 0x45                     | 0x0D                  | Frequency for waveform ID #6, 102 Hz  |
| 0x46                     | 0x05                  | Duration for waveform ID #6, play 5 cycles (50 ms delay)                    |
| 0x47                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x48                     | 0xBF                  | Amplitude for waveform ID #6, 150 V <sub>PP</sub> at gain = 3               |
| 0x49                     | 0x20                  | Frequency for waveform ID #6, 250 Hz  |
| 0x4A                     | 0x06                  | Duration for waveform ID #6, play 6 cycles                                  |
| 0x4B                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x4C                     | 0x00                  | Amplitude for waveform ID #6, 0 V for delay                                 |
| 0x4D                     | 0x0D                  | Frequency for waveform ID #6, 102 Hz  |
| 0x4E                     | 0x05                  | Duration for waveform ID #6, play 5 cycles (50 ms delay)                    |
| 0x4F                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x50                     | 0xFF                  | Amplitude for waveform ID #6, full-scale, 200 V <sub>PP</sub> at gain = 3   |
| 0x51                     | 0x26                  | Frequency for waveform ID #6, 297 Hz  |
| 0x52                     | 0x04                  | Duration for waveform ID #6, play 4 cycles                                  |
| 0x53                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x54                     | 0x00                  | Amplitude for waveform ID #6, 0 V for delay                                 |
| 0x55                     | 0x0D                  | Frequency for waveform ID #6, 102 Hz  |
| 0x56                     | 0x05                  | Duration for waveform ID #6, play 5 cycles (50 ms delay)                    |
| 0x57                     | 0x00                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope |
| 0x58                     | 0xBF                  | Amplitude for waveform ID #6, 150 V <sub>PP</sub> at gain = 3               |
| 0x59                     | 0x20                  | Frequency for waveform ID #6, 250 Hz  |
| 0x5A                     | 0x01                  | Duration for waveform ID #6, play 1 cycle                                   |
| 0x5B                     | 0x08                  | Envelope for waveform ID #6, ramp up = no envelope, ramp down = 256 ms      |

| I <sup>2</sup> C ADDRESS | I <sup>2</sup> C DATA | DESCRIPTION                            |
|--------------------------|-----------------------|--|
| <b>Control</b>           |                       |  |
| 0xFF                     | 0x00                  | Set page register to control space     |
| 0x02                     | 0x01                  | Set GO bit (execute waveform sequence) |

## 9 Power Supply Recommendations

The DRV2667 device is designed to operate from an input-voltage supply range between 3 V and 5.5 V. The decoupling capacitor for the power supply must be placed as close to the device pin as possible.

## 10 Layout

### 10.1 Layout Guidelines

Use the following guidelines for the DRV2667 device layout:

- The decoupling capacitor for the power supply ( $V_{DD}$ ) must be placed close to the device pin.
- The filtering capacitor for the regulator (REG) must be placed close to the device pin.
- The boost inductor must be placed as close as possible to the SW pin.
- The bulk capacitor for the boost must be placed as close as possible to the inductor.
- The charge pump capacitor (PUMP) must be placed close to the device pin.

Use of the thermal footprint outlined by this datasheet is recommended to achieve optimum device performance. See land pattern diagram for exact dimensions.

The DRV2667 device power pad must be soldered directly to the thermal pad on the printed circuit board. The printed circuit board thermal pad must be connected to the ground net and thermal vias to any existing backside/internal copper ground planes. Connection to a ground plane on the top layer near the corners of the device is also recommended. Another key layout consideration is to keep the boost programming resistors (R1 and R2) as close as possible to the FB pin of the device. Care must be taken to avoid getting the FB trace near the SW trace.

## 10.2 Layout Example




图 52. Layout Example with a 4-Layer Board

## 11 器件和文档支持

### 11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

|               | 产品   |              | 应用   |
|---------------|--|--------------|--|
| 数字音频          | <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>                               | 通信与电信        | <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>             |
| 放大器和线性器件      | <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>                     | 计算机及周边       | <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>           |
| 数据转换器         | <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>             | 消费电子         | <a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a> |
| DLP® 产品       | <a href="http://www.dlp.com">www.dlp.com</a>   | 能源           | <a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>               |
| DSP - 数字信号处理器 | <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>                                   | 工业应用         | <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>       |
| 时钟和计时器        | <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>             | 医疗电子         | <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>             |
| 接口            | <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>                       | 安防应用         | <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>           |
| 逻辑            | <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>                               | 汽车电子         | <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>       |
| 电源管理          | <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>                               | 视频和影像        | <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>                 |
| 微控制器 (MCU)    | <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>         |              |  |
| RFID 系统       | <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>                           |              |  |
| OMAP应用处理器     | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                       |              |  |
| 无线连通性         | <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a> | 德州仪器在线技术支持社区 | <a href="http://www.deyisupport.com">www.deyisupport.com</a>                 |

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| DRV2667RGPR      | ACTIVE        | QFN          | RGP             | 20   | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-4-260C-72 HR   | -40 to 85    | 2667                    | <a href="#">Samples</a> |
| DRV2667RGPT      | ACTIVE        | QFN          | RGP             | 20   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-4-260C-72 HR   | -40 to 85    | 2667                    | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| DRV2667RGPR | QFN          | RGP             | 20   | 3000 | 330.0              | 12.4               | 4.25    | 4.25    | 1.15    | 8.0     | 12.0   | Q2            |


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV2667RGPR | QFN          | RGP             | 20   | 3000 | 367.0       | 367.0      | 35.0        |

RGP (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.

# THERMAL PAD MECHANICAL DATA

RGP (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206346-3/AA 11/13

NOTES: A. All linear dimensions are in millimeters



4207608-3/L 07/11

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或间接版权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独自负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

|               | 产品   |              | 应用   |
|---------------|--|--------------|--|
| 数字音频          | <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>                               | 通信与电信        | <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>             |
| 放大器和线性器件      | <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>                     | 计算机及周边       | <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>           |
| 数据转换器         | <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>             | 消费电子         | <a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a> |
| DLP® 产品       | <a href="http://www.dlp.com">www.dlp.com</a>   | 能源           | <a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>               |
| DSP - 数字信号处理器 | <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>                                   | 工业应用         | <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>       |
| 时钟和计时器        | <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>             | 医疗电子         | <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>             |
| 接口            | <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>                       | 安防应用         | <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>           |
| 逻辑            | <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>                               | 汽车电子         | <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>       |
| 电源管理          | <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>                               | 视频和影像        | <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>                 |
| 微控制器 (MCU)    | <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>         |              |  |
| RFID 系统       | <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>                           |              |  |
| OMAP应用处理器     | <a href="http://www.ti.com.cn/omap">www.ti.com.cn/omap</a>                                 |              |  |
| 无线连通性         | <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a> | 德州仪器在线技术支持社区 | <a href="http://www.deyisupport.com">www.deyisupport.com</a>                 |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2016, Texas Instruments Incorporated