

INA30x 36-V, Overcurrent Protection, High-Speed, Precision, Current-Sense Amplifier With Dual Integrated Comparators

1 Features

- Wide Common-Mode Input Range: -0.1 V to 36 V
- Dual Comparator Outputs:
 - INA302: Two Independent Overlimit Alerts
 - INA303: Window Comparator
 - Threshold Levels Set Individually
 - Comparator 1 Alert Response: $1\ \mu\text{s}$
 - Comparator 2 Adjustable Delay: $2\ \mu\text{s}$ to $10\ \text{s}$
 - Open-Drain Outputs With Independent Latch Control Modes
- High Accuracy Amplifier:
 - Offset Voltage: $30\ \mu\text{V}$ (Max, A3 Version)
 - Offset Voltage Drift: $0.5\ \mu\text{V}/^\circ\text{C}$ (Max)
 - Gain Error: 0.15% (Max, A3 Version)
 - Gain Error Drift: $10\ \text{ppm}/^\circ\text{C}$
- Available Amplifier Gains:
 - INA302A1, INA303A1: $20\ \text{V/V}$
 - INA302A2, INA303A2: $50\ \text{V/V}$
 - INA302A3, INA303A3: $100\ \text{V/V}$

2 Applications

- Overcurrent Protection
- Motor Control
- Power-Supply Protection
- Computers and Servers
- Telecom Equipment

3 Description

The INA302 and INA303 devices feature a high common-mode, bidirectional, current-sensing amplifier and two high-speed comparators to detect out-of-range current conditions. The INA302 comparators are configured to detect and respond to overcurrent conditions. The INA303 comparators are configured to respond to both over- and undercurrent conditions in a windowed configuration. The device features an adjustable limit threshold range for each comparator set using an external limit-setting resistor. These current-shunt monitors can measure differential voltage signals on common-mode voltages that can vary from -0.1 V up to 36 V , independent of the supply.


The open-drain alert outputs can be configured to operate in either a transparent mode (output status follows the input state) or in a latched mode (alert output is cleared when the latch is reset). The alert response time for comparator 1 is under $1\ \mu\text{s}$ and the alert response for comparator 2 is set through an external capacitor ranging from $2\ \mu\text{s}$ to $10\ \text{s}$.

This device operates from a single 2.7-V to 5.5-V supply, drawing a maximum supply current of $950\ \mu\text{A}$. The device is specified over the extended operating temperature range (-40°C to $+125^\circ\text{C}$), and is available in a 14-pin TSSOP package.

Device Information

PART NUMBER	PACKAGE	BODY SIZE
INA302	TSSOP (14)	4.40 mm x 5.00 mm
INA303	TSSOP (14)	4.40 mm x 5.00 mm

Typical Application



Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1 Features	1	8 Applications and Implementation	28
2 Applications	1	8.1 Application Information	28
3 Description	1	8.2 Typical Application	28
4 Revision History	2	9 Power Supply Recommendations	30
5 Pin Configuration and Functions	3	10 Layout	30
6 Specifications	4	10.1 Layout Guidelines	30
6.1 Absolute Maximum Ratings	4	10.2 Layout Example	31
6.2 ESD Ratings	4	11 Device and Documentation Support	32
6.3 Recommended Operating Conditions	4	11.1 Documentation Support	32
6.4 Thermal Information	4	11.2 Related Links	32
6.5 Electrical Characteristics	5	11.3 Receiving Notification of Documentation Updates	32
6.6 Typical Characteristics	7	11.4 Community Resources	32
7 Detailed Description	14	11.5 Trademarks	32
7.1 Overview	14	11.6 Electrostatic Discharge Caution	32
7.2 Functional Block Diagram	14	11.7 Glossary	32
7.3 Feature Description	15	12 Mechanical, Packaging, and Orderable Information	33
7.4 Device Functional Modes	23		


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2017) to Revision B	Page
• Changed y-axis units from 0.5 V/div to 1 V/div and changed (INA30xA1) to (INA30x) in title of <i>Comparator 1 Total Propagation Delay</i> figure	12
• Changed y-axis units from 0.5 V/div to 1 V/div and changed (INA303A1) to (INA303) in title of <i>Comparator 2 Total Propagation Delay</i> figure	12
• Deleted <i>Comparator 1 Total Propagation Delay (INA30xA2)</i> , <i>Comparator 1 Total Propagation Delay (INA30xA3)</i> , <i>Comparator 2 Total Propagation Delay (INA303A2)</i> , and <i>Comparator 2 Total Propagation Delay (INA303A3)</i> figures	12
• Changed (INA303A1) to (INA303) in title of <i>Comparator 2 Total Propagation Delay</i> figure	12
• Deleted <i>Comparator 2 Total Propagation Delay (INA303A2)</i> and <i>Comparator 2 Total Propagation Delay (INA303A3)</i> figures	12
• Added <i>Comparator 2 Total Propagation Delay (INA302A1)</i> and <i>Comparator 2 Total Propagation Delay (INA302A1)</i> figures	12

Changes from Original (September 2016) to Revision A	Page
• Released to production	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	VS	Analog	Power supply, 2.7 V to 5.5 V
2	OUT	Analog output	Output voltage
3	LIMIT1	Analog input	$\overline{\text{ALERT1}}$ threshold limit input; see the Setting Alert Thresholds section for details on setting the limit threshold
4	REF	Analog input	Reference voltage, 0 V to VS
5	GND	Analog	Ground
6	LATCH1	Digital input	Transparent or latch mode selection input
7	LATCH2	Digital input	Transparent or latch mode selection input
8	NC	—	No internal connection
9	LIMIT2	Analog input	$\overline{\text{ALERT2}}$ threshold limit input; see the Setting Alert Thresholds section for details on setting the limit threshold
10	DELAY	Analog input	Delay timing input; see the Alert Outputs section for details on setting the delayed alert response for comparator 2
11	$\overline{\text{ALERT2}}$	Analog output	Open-drain output; active-low. This pin is an overlimit alert for the INA302 and an underlimit alert for the INA303.
12	$\overline{\text{ALERT1}}$	Analog output	Open-drain output, active-low overlimit alert
13	IN-	Analog input	Connect to load side of the current-sensing resistor
14	IN+	Analog input	Connect to supply side of the current-sensing resistor

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_S			6	V
Analog inputs (IN+, IN-)	Differential ($V_{IN+} - V_{IN-}$) ⁽²⁾	-40	40	V
	Common-mode ⁽³⁾	GND - 0.3	40	
Analog input	LIMIT1, LIMIT2, DELAY, V_{REF}	GND - 0.3	$(V_S) + 0.3$	V
Analog output	OUT	GND - 0.3	$(V_S) + 0.3$	V
Digital input	LATCH1, LATCH2	GND - 0.3	$(V_S) + 0.3$	V
Digital output	$\overline{ALERT1}$, $\overline{ALERT2}$	GND - 0.3	6	V
Junction temperature, T_J			150	°C
Storage temperature, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.
- (3) Input voltage can exceed the voltage shown without causing damage to the device if the current at that pin is limited to 5 mA.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CM}	Common-mode input voltage		12		V
V_S	Operating supply voltage		5		V
T_A	Operating free-air temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA30x	UNIT
		PW (TSSOP)	
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	52.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{\text{SENSE}} = 0\text{ V}$, $V_{\text{REF}} = V_S / 2$, $V_S = 5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, $V_{\text{LIMIT}1} = 3\text{ V}$, and $V_{\text{LIMIT}2} = 3\text{ V}$ (INA302) or $V_{\text{LIMIT}2} = 2\text{ V}$ (INA303) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V_{CM}	Common-mode input voltage range		-0.1		36	V
V_{IN}	Differential input voltage range	$V_{\text{IN}} = V_{\text{IN}+} - V_{\text{IN}-}$, $V_{\text{REF}} = V_S / 2$, A1 versions	0		± 125	mV
		$V_{\text{IN}} = V_{\text{IN}+} - V_{\text{IN}-}$, $V_{\text{REF}} = V_S / 2$, A2 versions	0		± 50	
		$V_{\text{IN}} = V_{\text{IN}+} - V_{\text{IN}-}$, $V_{\text{REF}} = V_S / 2$, A3 versions	0		± 25	
CMRR	Common-mode rejection ratio	$V_{\text{IN}+} = 0\text{ V to } 36\text{ V}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$, A1 versions	100	114		dB
		$V_{\text{IN}+} = 0\text{ V to } 36\text{ V}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$, A2 versions	106	118		
		$V_{\text{IN}+} = 0\text{ V to } 36\text{ V}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$, A3 versions	110	120		
V_{OS}	Offset voltage, RTI ⁽¹⁾	A1 versions		± 15	± 80	μV
		A2 versions		± 10	± 50	
		A3 versions		± 5	± 30	
dV_{OS}/dT	Offset voltage drift, RTI ⁽¹⁾	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		0.02	0.25	$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	$V_S = 2.7\text{ V to } 5.5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		± 0.3	± 5	$\mu\text{V}/\text{V}$
I_B	Input bias current	I_{B+} , I_{B-}		115		μA
I_{OS}	Input offset current	$V_{\text{SENSE}} = 0\text{ mV}$		± 0.01		μA
OUTPUT						
G	Gain	A1 versions		20		V/V
		A2 versions		50		
		A3 versions		100		
Gain error		$V_{\text{OUT}} = 0.5\text{ V to } V_S - 0.5\text{ V}$, A1 versions		$\pm 0.02\%$	$\pm 0.075\%$	
		$V_{\text{OUT}} = 0.5\text{ V to } V_S - 0.5\text{ V}$, A2 versions		$\pm 0.05\%$	$\pm 0.1\%$	
		$V_{\text{OUT}} = 0.5\text{ V to } V_S - 0.5\text{ V}$, A3 versions		$\pm 0.1\%$	$\pm 0.15\%$	
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		3	10	
Nonlinearity error		$V_{\text{OUT}} = 0.5\text{ V to } V_S - 0.5\text{ V}$		$\pm 0.01\%$		
Maximum capacitive load		No sustained oscillation		500		pF
VOLTAGE OUTPUT						
	Swing to V_S power-supply rail	$R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$V_S - 0.05$	$V_S - 0.1$	V
	Swing to GND	$R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$V_{\text{GND}} + 15$	$V_{\text{GND}} + 30$	mV
FREQUENCY RESPONSE						
BW	Bandwidth	A1 versions, $C_{\text{OUT}} = 500\text{ pF}$		550		kHz
		A2 versions, $C_{\text{OUT}} = 500\text{ pF}$		440		
		A3 versions, $C_{\text{OUT}} = 500\text{ pF}$		400		
SR	Slew rate			4		V/ μs
NOISE, RTI⁽¹⁾						
	Voltage noise density			30		nV/ $\sqrt{\text{Hz}}$

(1) RTI = referred-to-input.

Electrical Characteristics (continued)

 at $T_A = 25^\circ\text{C}$, $V_{\text{SENSE}} = 0\text{ V}$, $V_{\text{REF}} = V_S / 2$, $V_S = 5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, $V_{\text{LIMIT}1} = 3\text{ V}$, and $V_{\text{LIMIT}2} = 3\text{ V}$ (INA302) or $V_{\text{LIMIT}2} = 2\text{ V}$ (INA303) (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
COMPARATOR						
t_p	Total alert propagation delay	Comparator 1, input overdrive = 1 mV	0.6	1	μs	
		Comparator 2, input overdrive = 1 mV, delay = 100 k Ω to V_S	1.25	2		
Slew-rate-limited t_p		Comparator 1, V_{OUT} step = 0.5 V to 4.5 V, $V_{\text{LIMIT}} = 4\text{ V}$	1	1.5	μs	
		Comparator 2 (INA302), V_{OUT} step = 0.5 V to 4.5 V, $V_{\text{LIMIT}} = 4\text{ V}$, delay = 100 k Ω to V_S	1.5	2.5		
		Comparator 2 (INA303), V_{OUT} step = 4.5 V to 0.5 V, $V_{\text{LIMIT}} = 1\text{ V}$, delay = 100 k Ω to V_S	1.5	2.5		
$I_{\text{LIMIT}1}$	Limit threshold output current, comparator 1	$T_A = 25^\circ\text{C}$, $V_{\text{LIMIT}1} < V_S - 0.6\text{ V}$	79.2	80	80.8	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{\text{LIMIT}1} < V_S - 0.6\text{ V}$	78.4		81.6	
$I_{\text{LIMIT}2}$	Limit threshold output current, comparator 2	$T_A = 25^\circ\text{C}$, $V_{\text{LIMIT}2} < V_S - 0.6\text{ V}$	79.7	80	80.4	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{\text{LIMIT}2} < V_S - 0.6\text{ V}$	79.2		80.8	
V_{OS}	Offset voltage, both comparators	A1 versions		0.5	3.5	mV
		A2 versions		0.5	3.5	
		A3 versions		0.5	4.0	
HYS	Hysteresis	comparator 1, comparator 2		100		mV
	Internal programmable delay error	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			4%	
V_{TH}	Delay threshold voltage	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	1.21	1.22	1.23	V
I_D	Delay charging current	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{\text{DELAY}} = 0.6\text{ V}$	4.85	5	5.15	μA
R_D	Delay discharge resistance			70		Ω
V_{IH}	LATCH1, LATCH2 high-level input voltage	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	1.4		6	V
V_{IL}	LATCH1, LATCH2 low-level input voltage	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	0		0.4	V
V_{OL}	Alert low-level output voltage	$I_{\text{OL}} = 3\text{ mA}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		70	400	mV
	$\overline{\text{ALERT}1}$, $\overline{\text{ALERT}2}$ pin leakage input current	$V_{\text{OH}} = 3.3\text{ V}$		0.1	1	μA
	LATCH1, LATCH2 digital leakage input current	$0\text{ V} \leq V_{\text{LATCH}1}, V_{\text{LATCH}2} \leq V_S$		1		μA
POWER SUPPLY						
V_S	Operating supply range	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	2.7		5.5	V
I_Q	Quiescent current	$T_A = 25^\circ\text{C}$		850	950	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			1150	
TEMPERATURE RANGE						
	Specified range		-40		125	$^\circ\text{C}$

6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S / 2$, $V_{SENSE} = 0\text{ V}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $\overline{\text{ALERT1}}$, $\overline{\text{ALERT2}}$ pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 1. Input Offset Voltage Distribution (INA30xA1)




Figure 2. Input Offset Voltage Distribution (INA30xA2)




Figure 3. Input Offset Voltage Distribution (INA30xA3)




Figure 4. Input Offset Voltage vs Temperature




Figure 5. CMRR Distribution (INA30xA1)




Figure 6. CMRR Distribution (INA30xA2)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S / 2$, $V_{SENSE} = 0\text{ V}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $\overline{\text{ALERT1}}$, $\overline{\text{ALERT2}}$ pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 7. CMRR Distribution (INA30xA3)




Figure 8. CMRR vs Temperature




Figure 9. CMRR vs Frequency




Figure 10. Gain Error Distribution (INA30xA1)




Figure 11. Gain Error Distribution (INA30xA2)




Figure 12. Gain Error Distribution (INA30xA3)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S / 2$, $V_{SENSE} = 0\text{ V}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $\overline{\text{ALERT1}}$, $\overline{\text{ALERT2}}$ pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 13. Gain Error vs Temperature




Figure 14. Gain vs Frequency




Figure 15. PSRR vs Frequency




Figure 16. Output Voltage Swing vs Output Current




Figure 17. Input Bias Current vs Common-Mode Voltage ($V_S = 5\text{ V}$)




Figure 18. Input Bias Current vs Common-Mode Voltage ($V_S = 0\text{ V}$)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S / 2$, $V_{SENSE} = 0\text{ V}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $\overline{\text{ALERT1}}$, $\overline{\text{ALERT2}}$ pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 19. Input Bias Current vs Temperature




Figure 20. Quiescent Current vs Supply Voltage




Figure 21. Quiescent Current vs Temperature




Figure 22. Input-Referred Voltage Noise vs Frequency




Figure 23. 0.1-Hz to 10-Hz Voltage Noise (Referred-to-Input)




Figure 24. Voltage Output Rising Step Response (4- V_{PP} Output Step)

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S / 2$, $V_{SENSE} = 0\text{ V}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $\overline{\text{ALERT1}}$, $\overline{\text{ALERT2}}$ pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 25. Voltage Output Falling Step Response (4- V_{PP} Output Step)




Figure 26. Common-Mode Voltage Transient Response




Figure 27. Start-Up Response




Figure 28. LIMIT1 Current Source vs Temperature




Figure 29. LIMIT2 Current Source vs Temperature





Figure 30. DELAY Current vs Temperature

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S / 2$, $V_{SENSE} = 0\text{ V}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $\overline{\text{ALERT1}}$, $\overline{\text{ALERT2}}$ pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S / 2$, $V_{SENSE} = 0\text{ V}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $\overline{\text{ALERT1}}$, $\overline{\text{ALERT2}}$ pullup resistor = $10\text{ k}\Omega$ (unless otherwise noted)




Figure 37. Comparator 2 Propagation Delay vs Temperature




Figure 38. Comparator Alert V_{OL} vs I_{OL}




Figure 39. Comparator 1 Hysteresis vs Temperature




Figure 40. Comparator 2 Hysteresis vs Temperature




Figure 41. Comparator Latch Response

7 Detailed Description


7.1 Overview

The INA30x features a zero-drift, 36-V, common-mode, bidirectional, current-sensing amplifier and two high-speed comparators that can detect multiple out-of-range current conditions. The specially designed, current-sensing amplifier can be used in both low-side or high-side applications where common-mode voltages far exceed the supply voltage of the device. Currents are measured by accurately sensing voltages developed across current-sensing resistors (also known as *current-shunt resistors*). Current can be measured on input voltage rails as high as 36 V, and the device can be powered from supply voltages as low as 2.7 V.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 30 μV (max) with a temperature contribution of only 0.25 $\mu\text{V}/^\circ\text{C}$ (max) over the full temperature range of -40°C to $+125^\circ\text{C}$. The low total offset voltage of the INA302 enables smaller current-sense resistor values to be used, improving power-efficiency without sacrificing measurement accuracy resulting from the smaller input signal.

Both the INA302 and INA303 use a single external resistor to set each out-of-range threshold. The INA302 allows for two overcurrent thresholds and the INA303 allows for both an under- and overcurrent threshold. The response time of the ALERT1 threshold is fixed and is less than 1 μs . The response time of the ALERT2 threshold can be set with an external capacitor. The combination of a precision current-sense amplifier with onboard comparators creates a highly-accurate solution that is capable of fast detection of multiple out-of-range conditions. The ability to detect when currents are out-of-range allows the system to take corrective actions to prevent potential component or system-wide damage.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Bidirectional Current Sensing and Out-of-Range Detection

The INA302 and INA303 can sense current flow through a sense resistor in both directions. The bidirectional current-sensing capability is achieved by applying a voltage at the REF pin to offset the output voltage. A positive differential voltage sensed at the inputs results in an output voltage that is above the applied reference voltage; likewise, a negative differential voltage at the inputs results in output voltage that is below the applied reference voltage. The equation for the output voltage of the current-sense amplifier is shown in [Equation 1](#).

$$V_{OUT} = (I_{LOAD} \times R_{SENSE} \times GAIN) + V_{REF}$$

where

- I_{LOAD} is the load current to be monitored
 - R_{SENSE} is the current-sense resistor
 - GAIN is the gain option of the device selected and
 - V_{REF} is the voltage applied to the REF pin
- (1)

The INA303 can detect when negative currents are out-of-range by setting a voltage at the LIMIT2 pin that is below the applied reference voltage. The limit voltage can be set with an external resistor or externally driven by a voltage source or digital-to-analog converter (DAC); see the [Setting Alert Thresholds](#) section for additional information. A typical application using the INA303 to detect negative overcurrent conditions is illustrated in the [Typical Application](#) section.

7.3.2 Alert Outputs

Both \overline{ALERTx} pins are active-low, open-drain outputs that pull low when the sensed current is detected to be out-of-range. Both open-drain \overline{ALERTx} pins require an external pullup resistor to an external supply. The external supply for the pullup voltage can exceed the supply voltage, V_S , but is restricted from operating above 5.5 V. The pullup resistance is selected based on the capacitive load and required rise time; however, a 10-k Ω resistor value is typically sufficient for most applications. The response time of the $\overline{ALERT1}$ output to an out-of-range event is less than 1 μ s, and the response time of the $\overline{ALERT2}$ output is proportional to the value of the external C_{DELAY} capacitor. The equation to calculate the delay time for the $\overline{ALERT2}$ output is given in [Equation 2](#):

$$t_{DELAY} = \begin{cases} 1.5 \mu\text{s} & \text{If DELAY is connected to VS with 100 k}\Omega \\ \frac{C_{DELAY} \times V_{TH}}{I_D} + 2.5 \mu\text{s} & \text{If } C_{DELAY} \geq 47 \text{ pF} \end{cases}$$


where,

- C_{DELAY} is the external delay capacitor
 - V_{TH} is the delay threshold voltage and
 - I_D is the DELAY pin current for comparator 2
- (2)

For example, if a delay time of 10 μ s is desired, the calculated value for C_{DELAY} is 492 pF. The closest standard capacitor value to the calculated value is 500 pF. If a delay time greater than 2.5 μ s on the $\overline{ALERT2}$ output is not needed, the C_{DELAY} capacitor can be omitted. To achieve minimum delay on the $\overline{ALERT2}$ output, connecting a 100-k Ω resistor from the DELAY pin to the VS pin is recommended. Both comparators in the INA30x have hysteresis to avoid oscillations in the \overline{ALERTx} outputs. The effect hysteresis has on the comparator behavior is described in the [Hysteresis](#) section.

Feature Description (continued)

Figure 42 shows the alert output response of the internal comparators for the INA302. When the output voltage of the current-sense amplifier is lower than the voltage developed on either limit pin, both $\overline{\text{ALERT}}_x$ outputs are in the default high state. When the current sense amplifier output is greater than the threshold voltage set by the LIMIT2 pin, the $\overline{\text{ALERT}}_2$ output pulls low after a delay time set by the external delay capacitor. The lower overcurrent threshold is commonly referred to as the *overcurrent warning threshold*. If the current continues to rise until the current-sense amplifier output voltage exceeds the threshold voltage set at the LIMIT1 pin, then the $\overline{\text{ALERT}}_1$ output becomes active and immediately pulls low. The low voltage on $\overline{\text{ALERT}}_1$ indicates that the measured signal at the amplifier input has exceeded the programmed threshold level, indicating an overcurrent condition has occurred. The upper threshold is commonly referred to as the *fault or system critical threshold*. Systems often initiate protection procedures (such as a system shutdown) when the current exceeds this threshold.




Copyright © 2017, Texas Instruments Incorporated

Figure 42. Out-of-Range Alert Responses for the INA302

Feature Description (continued)

Figure 44 shows the alert output response of the INA303 when the two $\overline{\text{ALERTx}}$ pins are connected together. When configured in this manner, the INA303 can provide a single signal to indicate when the sensed current is operating either outside the normal operating bands or within a normal operational window. Both $\overline{\text{ALERT1}}$ and $\overline{\text{ALERT2}}$ outputs behave the same in regard to the alert mode. The difference with $\overline{\text{ALERT2}}$ is that the transition of the output state is delayed by the time set by the external delay capacitor. If the over- or undercurrent event is not present when the delay time expires, $\overline{\text{ALERT2}}$ does not respond.



Copyright © 2017, Texas Instruments Incorporated

Figure 44. Current Window Comparator Implementation with the INA303

7.3.3 Alert Operating Mode

Each comparator has two output operating modes (transparent and latched) that are selected based on how the LATCHx pins are connected. These modes determine how the $\overline{\text{ALERTx}}$ pins respond when an out-of-range condition is removed.

7.3.3.1 Transparent Output Mode

The comparators are set to transparent mode when the corresponding LATCHx pin is pulled low. When set to the transparent state, the output of the comparators changes and follows the input signal with respect to the programmed alert threshold. For example, when the amplifier output violates the set limit value, the $\overline{\text{ALERTx}}$ output pin is pulled low. As soon as the differential input signal drops below the alert threshold, the output returns to the default high output state. A common implementation using the device in transparent mode is to connect the $\overline{\text{ALERTx}}$ pins to a hardware interrupt input on a microcontroller. The $\overline{\text{ALERTx}}$ pin is pulled low as soon as an out-of-range condition is detected, notifying the microcontroller of the out-of-range condition. The microcontroller begins taking action to address the overcurrent condition because the microcontroller immediately reacts to the alert. There is no need to latch the state of the alert output in this mode of operation because the microcontroller responds as soon as the out-of-range condition occurs.

Feature Description (continued)

7.3.3.2 Latch Output Mode

Some applications do not have the ability to continuously monitor the state of the $\overline{\text{ALERTx}}$ pins as described in the [Transparent Output Mode](#) section. A typical example of this application is a system that is only able to poll the state of the $\overline{\text{ALERTx}}$ pins periodically. If the device is set to transparent mode in this type of application, then the transition of the $\overline{\text{ALERTx}}$ pins can be missed if the out-of-range condition is not present during one of these periodic polling events. Latch mode allows the output of the comparators to latch the output of the range condition so that the transition of the $\overline{\text{ALERTx}}$ pins is not missed when the status of the comparator $\overline{\text{ALERTx}}$ pins is polled.

The device is placed into either transparent or latched state based on the voltage applied to the corresponding LATCHx pin, as shown in [Table 1](#). The difference between latch mode and transparent mode is how the alert output responds when an overcurrent condition is removed. In transparent mode (LATCH1, LATCH2 = low), when the differential input signal drops to within normal operating range, the $\overline{\text{ALERTx}}$ pin returns to the default high setting to indicate that the overcurrent event has ended.

Table 1. Output Mode Settings

OUTPUT MODE	LATCHx PINS SETTINGS
$\overline{\text{ALERTx}}$ transparent mode	LATCHx = low
$\overline{\text{ALERTx}}$ latch mode	LATCHx = high

In latch mode (LATCHx = high), when an out-of-range condition is detected and the corresponding $\overline{\text{ALERTx}}$ pin is pulled low; the $\overline{\text{ALERTx}}$ pin does not return to the default high state when the out-of-range condition is removed. In order to clear the alert, the corresponding LATCHx pin must be pulled low for at least 100 ns. Pulling the LATCHx pins low allows the corresponding $\overline{\text{ALERTx}}$ pin to return to the default high level, provided the out-of-range condition is no longer present. If the out-of-range condition is still present when the LATCHx pins are pulled low, then the corresponding $\overline{\text{ALERTx}}$ pin remains low. The $\overline{\text{ALERTx}}$ pins can be cleared (reset to high) by toggling the corresponding LATCHx pin when the alert condition is detected by the system controller.

The latch and transparent modes are illustrated in [Figure 45](#). As illustrated in this figure, at time t_1 the current-sense amplifier exceeds the limit threshold. During this time the LATCH1 pin is toggled with no affect to the $\overline{\text{ALERT1}}$ output. The state of the LATCH1 pin only matters when the output of the current-sense amplifier returns to the normal operating region, as shown at t_2 . At this time the LATCH1 pin is high and the overcurrent condition is latched on the $\overline{\text{ALERT1}}$ output. As shown in the time interval between t_2 and t_3 , the latch condition is cleared when the LATCHx pin is pulled low. At time t_4 , the LATCH1 pin is already pulled low when the amplifier output drops below the limit threshold for the second time. The device is set to transparent mode at this point and the $\overline{\text{ALERT1}}$ pin is pulled back high as soon as the output of the current-sense amplifier drops below the alert threshold.




Figure 45. Transparent versus Latch Mode

7.3.4 Setting Alert Thresholds

The INA30x family of devices determines if an out-of-range event is present by comparing the amplifier output voltage to the voltage at the corresponding LIMITx pin. The threshold voltage for the LIMITx pins can be set using a single external resistor or by connecting an external voltage source to each pin. The INA302 allows setting limits for two overcurrent conditions. Generally, the lower overcurrent threshold is referred to as a *warning limit* and the higher overcurrent threshold is referred to as the *critical* or *fault limit*. The INA303 allows setting thresholds to detect both under- and overcurrent limit conditions.

7.3.4.1 Resistor-Controlled Current Limit

The typical approach to set the limit threshold voltage is to connect resistors from the two LIMITx pins to ground. The voltage developed across the R_{LIMIT1} , R_{LIMIT2} resistors represents the desired fault current value at which the corresponding ALERTx pin becomes active. The values for the R_{LIMIT1} , R_{LIMIT2} resistors can be calculated using Equation 3:

$$R_{LIMIT} = \frac{(I_{TRIP} \times R_{SENSE} \times GAIN) + V_{REF}}{I_{LIMIT}}$$

where,

- I_{TRIP} is the desired out-of-range current threshold
- R_{SENSE} is the current-sensing resistor
- GAIN is the gain option of the device selected
- V_{REF} is the voltage applied to the REF pin
- I_{LIMIT} is the limit threshold output current for the selected comparator, typically 80 μ A

NOTE

When solving for the value of R_{LIMIT} , the voltage at the corresponding LIMITx pin as determined by the product of R_{LIMIT} and I_{LIMIT} must not exceed the compliance voltage of $V_S - 0.6$ V.

7.3.4.1.1 Resistor-Controlled Current Limit: Example

For example, if the current level indicating an out-of-range condition (I_{TRIP}) is 20 A and the current-sense resistor value (R_{SENSE}) is 10 m Ω , then the input threshold signal is 200 mV. The INA302A1 has a gain of 20, so the resulting output voltage at the 20-A input condition is 4 V at the output of the current-sense amplifier when the REF pin is grounded. The value for R_{LIMIT} is selected to allow the device to detect this 20-A threshold, indicating that an overcurrent event has occurred. When the INA302 detects this out-of-range condition, the \overline{ALERTx} pin asserts and pulls low. For this example, the value of R_{LIMIT} to detect a 4-V level is calculated to be 50 k Ω .

7.3.4.2 Voltage-Source-Controlled Current Limit

The second method for setting the out-of-range threshold is to directly drive the LIMITx pins with a programmable DAC or other external voltage source. The benefit of this method is the ability to adjust the current-limit threshold to account for different threshold voltages used for different system operating conditions. For example, this method can be used in a system with one current-limit threshold level that must be monitored during a power-up sequence but different threshold levels must be monitored during other system operating modes.

The voltage applied at the LIMITx pins sets the threshold voltage for out-of-range detection. The value of the voltage for a given desired current trip point can be calculated using [Equation 4](#):

$$V_{SOURCE} = (I_{TRIP} \times R_{SENSE} \times GAIN) + V_{REF}$$

where,

- I_{TRIP} is the desired out-of-range current threshold
- R_{SENSE} is the current-sensing resistor
- GAIN is the gain option of the device selected
- V_{REF} is the voltage applied to the REF pin

(4)

NOTE

The maximum voltage that can be applied to the LIMIT2 pin is $V_S - 0.6$ V and the maximum voltage that can be applied to the LIMIT1 pin must not exceed V_S .

7.3.5 Selecting a Current-Sensing Resistor (R_{SENSE})

Selecting the value of this current-sensing resistor is based primarily on two factors: the required accuracy of the current measurement and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger-value, current-sensing resistors inherently improves measurement accuracy.

However, a system design trade-off must be evaluated through the use of larger input signals for improving measurement accuracy. Increasing the current-sense resistor value results in an increase in power dissipation across the current-sensing resistor. Increasing the value of the current-shunt resistor increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor value reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application and the allowable power dissipation of this component.

An increasing number of very low ohmic-value resistors are becoming more widely available with values reaching down as low as 200 $\mu\Omega$ or lower with power dissipations of up to 5 W that enable large currents to be accurately monitored with sensing resistors.

7.3.5.1 Selecting a Current-Sensing Resistor: Example

In this example, the trade-offs involved in selecting a current-sensing resistor are discussed. This example requires 2.5% accuracy for detecting a 10-A overcurrent event where only 250 mW is allowable for the dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred to improve system efficiency. Some initial assumptions are made that are used in this example: the limit-setting resistor (R_{LIMIT}) is a 1% component and the maximum tolerance specification for the internal threshold setting current source (1%) is used. Given the total error budget of 2.5%, up to 0.5% of error can be attributed to the measurement error of the device under these conditions.



As shown in [Table 2](#), the maximum value calculated for the current-sensing resistor with these requirements is 2.5 m Ω . Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error to reduce the value of the current-sensing resistor and to further reduce power dissipation. Selecting a 1.5-m Ω , current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% and stays within the accuracy region.

Table 2. Calculating the Current-Sensing Resistor, R_{SENSE}

PARAMETER		EQUATION	VALUE	UNIT
DESIGN TARGETS				
I_{MAX}	Maximum current		10	A
P_{D_MAX}	Maximum allowable power dissipation		250	mW
	Allowable current threshold accuracy		2.5%	
DEVICE PARAMETERS				
V_{OS}	Offset voltage		30	μ V
E_G	Gain error		0.15%	
CALCULATIONS				
R_{SENSE_MAX}	Maximum allowable R_{SENSE}	P_{D_MAX} / I_{MAX}^2	2.5	m Ω
V_{OS_ERROR}	Initial offset voltage error	$(V_{OS} / (R_{SENSE_MAX} \times I_{MAX}) \times 100$	0.12%	
$ERROR_{TOTAL}$	Total measurement error	$\sqrt{(V_{OS_ERROR}^2 + E_G^2)}$	0.19%	
$ERROR_{INITIAL}$	Initial threshold error	I_{LIMIT} tolerance + R_{LIMIT} tolerance	2%	
$ERROR_{AVAILABLE}$	Maximum allowable measurement error	Maximum error – $ERROR_{INITIAL}$	1%	
$V_{OS_ERROR_MAX}$	Maximum allowable offset error	$\sqrt{(ERROR_{AVAILABLE}^2 - E_G^2)}$	0.48%	
V_{DIFF_MIN}	Minimum differential voltage	$V_{OS} / V_{OS_ERROR_MAX}$ (1%)	6.3	mV
R_{SENSE_MIN}	Minimum sense resistor value	V_{DIFF_MIN} / I_{MAX}	0.63	m Ω
P_{D_MIN}	Lowest-possible power dissipation	$R_{SENSE_MIN} \times I_{MAX}^2$	63	mW

7.3.6 Hysteresis

The hysteresis included in the comparators of the INA302 and INA303 reduces the possibility of oscillations in the alert outputs when the measured signal level is near the overlimit threshold level. For overrange events, the corresponding ALERTx pin is asserted when the output voltage (V_{OUT}) exceeds the threshold set at either LIMITx pin. The output voltage must drop below the LIMITx pin threshold voltage by the hysteresis value in order for the ALERTx pin to deassert and return to the nominal high state. Likewise for underrange events, the corresponding ALERTx pin is also pulled low when the output voltage drops below the threshold set by either LIMITx pin. The ALERTx pin is released when the output voltage of the current-sense amplifier rises above the set threshold plus hysteresis. Hysteresis functionality for both over- and underrange events is shown in Figure 46 and Figure 47 for the INA302 and INA303, respectively.



7.4 Device Functional Modes

7.4.1 Input Filtering

The integrated comparators in the INA302 and INA303 are very accurate in detecting out-of-range events because of their low offset voltage; however, noise present at the input of the current-sense amplifier and noise internal to the device can make the offset appear larger than specified. The most obvious effect that external noise can have on the operation of a comparator is to cause a false alert condition. If a comparator detects a large noise transient coupled into the signal, the device can easily falsely interpret this transient as an overrange condition.

Device Functional Modes (continued)

External filtering can help reduce the amount of noise that reaches the comparator and reduce the likelihood of a false alert from occurring because of external noise. The tradeoff to adding this noise filter is that the alert response time is increased because the input signal and the noise are filtered. [Figure 48](#) shows the implementation of an input filter for the device.




Figure 48. Input Filter Implementation

Limiting the amount of input resistance used in this filter is important because this resistance can have a significant effect on the input signal that reaches the device input pins by adversely affecting the gain error of the device. A typical system implementation involves placing the current-sensing resistor very near the device so the traces are very short and the trace impedance is very small. This layout helps reduce coupling of additional noise into the measurement. Under these conditions, the characteristics of the input bias currents have minimal effect on device performance.

Device Functional Modes (continued)

As shown in [Figure 49](#), the input bias currents increase in opposite directions when the differential input voltage increases. This increase results from the design of the device that allows common-mode input voltages to far exceed the device supply voltage range. When input filter resistors are placed in series with the unequal input bias currents, unequal voltage drops are developed across the input resistors. The difference between these two drops appears as an added signal that (in this case) subtracts from the voltage developed across the current-sensing resistor, thus reducing the signal that reaches the device input pins. Smaller-value input resistors reduce this effect of signal attenuation to allow for a more accurate measurement.





Figure 49. Input Bias Current vs Differential Input Voltage

The internal bias network shown in [Figure 50](#) present at the input pins is responsible for the mismatch in input bias currents that is shown in [Figure 49](#). If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed at the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistors add to the measurement can be calculated using [Equation 6](#) where the gain error factor is calculated using [Equation 5](#).



NOTE: Comparators omitted for simplicity.

Figure 50. Filter at Input Pins

Device Functional Modes (continued)

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance value as well as the internal input resistors, R3 and R4 (or R_{INT} as illustrated in [Figure 50](#)). The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. The equation used to calculate the expected deviation from the shunt voltage to what is measured at the device input pins is given in [Equation 5](#):

$$\text{Gain Error Factor} = \frac{(1250 \times R_{INT})}{(1250 \times R_S) + (1250 \times R_{INT}) + (R_S \times R_{INT})}$$

where:

- R_{INT} is the internal input resistor (R3 and R4), and
- R_S is the external series resistance. (5)

With the adjustment factor from [Equation 5](#), including the device internal input resistance, this factor varies with each gain version, as shown in [Table 3](#). Each individual device gain error factor is shown in [Table 4](#).

Table 3. Input Resistance

PRODUCT	GAIN	R_{INT} (k Ω)
INA30xA1	20	12.5
INA30xA2	50	5
INA30xA3	100	2.5

Table 4. Device Gain Error Factor

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
INA30xA1	$\frac{12,500}{(11 \times R_S) + 12,500}$
INA30xA2	$\frac{1000}{R_S + 1000}$
INA30xA3	$\frac{2500}{(3 \times R_S) + 2500}$

The gain error that can be expected from the addition of the external series resistors can then be calculated based on [Equation 6](#):

$$\text{Gain Error (\%)} = 100 - (100 \times \text{Gain Error Factor}) \quad (6)$$

For example, using an INA302A2 and the corresponding gain error equation from [Table 4](#), a series resistance of 10 Ω results in a gain error factor of 0.99. The corresponding gain error is then calculated using [Equation 6](#), resulting in a gain error of approximately 1% solely because of the external 10- Ω series resistors.

7.4.2 Using The INA30x With Common-Mode Transients Above 36 V

With a small amount of additional circuitry, the device can be used in circuits subject to transients higher than 36 V. Use only zener diodes or zener-type transient absorbers (sometimes referred to as *transzorbs*). Any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors, as shown in Figure 51, as a working impedance for the zener diode. Keeping these resistors as small as possible is best, preferably 10 Ω or less. Larger values can be used with an additional induced error resulting from a reduced signal that actually reaches the device input pins. Many applications are satisfied with a 10- Ω resistor along with conventional zener diodes of the lowest power rating available because this circuit limits only short-term transients. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




Figure 51. Transient Protection

8 Applications and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The INA302 and INA303 are designed to be easily configured for detecting multiple out-of-range current conditions in an application. This device is capable of monitoring and providing overcurrent detection of bidirectional currents. By using the REF pin of the INA303, both positive and negative overcurrent events can be detected.

8.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 52. Bidirectional Application

Typical Application (continued)

8.2.1 Design Requirements

To allow for bidirectional monitoring, the INA303 requires a voltage applied to the REF pin. A voltage that is half of the supply voltage is usually preferred to allow for maximum output swing in both the positive and negative current direction. To reduce the errors in the reference voltage, drive the REF pin with a low-impedance source (such as an operational amplifier (op-amp) or external reference). A low-value resistor divider can be used at the expense of quiescent current and accuracy. For this design a single alert output is preferred, so both ALERT1 and ALERT2 are connected together and use a single pullup resistor.

8.2.2 Detailed Design Procedure

To achieve bidirectional monitoring, the reference pin is driven half way between the supply with a resistor divider buffered by an op-amp, as shown in Table 5. To reduce the current draw from the supply, 100-kΩ resistors were used to create the divide-by-two voltage divider. The OPA313 was selected to buffer the voltage divider because this device can operate from a single-supply rail with low IQ and offset voltage. To minimize the response time of the ALERT2 output, a 100-kΩ pullup resistor was added from the DELAY pin to the VS pin. Select values for R_{SENSE} , R_{LIMIT2} , and R_{LIMIT1} based on the desired current-sense levels and trip thresholds using the information in the [Resistor-Controlled Current Limit](#) and [Selecting a Current-Sensing Resistor \(\$R_{SENSE}\$ \)](#) sections. For this example, the values of R_{LIMIT1} and R_{LIMIT2} were selected such that the positive and negative overcurrent thresholds are the same. Table 5 shows the alert output of the INA303 application circuit with the capability to detect both positive and negative overcurrent conditions.

Table 5. Bidirectional Overcurrent Output Status

OVERCURRENT PROTECTION (OCP) STATUS	OUTPUT
Positive overcurrent detection (OCP+)	0
Negative overcurrent detection (OCP-)	0
Normal operation (no OCP)	1

8.2.3 Application Curve

Figure 53 shows the INA303 device being used in a bidirectional configuration to detect both negative and positive overcurrent events.




Figure 53. Bidirectional Application Curve

9 Power Supply Recommendations

The device input circuitry can accurately measure signals on common-mode voltages beyond the power-supply voltage, V_S . For example, the voltage applied to the V_S power-supply pin can be 5 V, whereas the load power-supply voltage being monitored (V_{CM}) can be as high as 36 V. At power-up, for applications where the common-mode voltage (V_{CM}) slew rate is greater than 6 V/ μ s with a final common-mode voltage greater than 20 V, the V_S supply is recommended to be present before V_{CM} . If the use case requires V_{CM} to be present before V_S with V_{CM} under these same slewing conditions, then a 331- Ω resistor must be added between the V_S supply and the V_S pin bypass capacitor.

Power-supply bypass capacitors are required for stability and must be placed as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 μ F. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.


During slow power-up events, current flow through the sense resistor or voltage applied to the REF pin can result in the output voltage momentarily exceeding the voltage at the LIMITx pins, resulting in an erroneous indication of an out-of-range event on the ALERTx output. When powering the device with a slow ramping power rail where an input signal is already present, all alert indications should be disregarded until the supply voltage has reached the final value.

10 Layout

10.1 Layout Guidelines

- Apply connections to the current-sense resistor, R_{SENSE} , on the inside of the resistor pads to avoid additional voltage losses incurred by the high current traces to the resistor. Route the traces from the current-sense resistor symmetrically and side-by-side back to the input of the INA to minimize common-mode errors and noise pickup.
- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 μ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- Make the connection of R_{LIMIT} to the ground pin as direct as possible to limit additional capacitance on this node. Routing this connection must be limited to the same plane if possible to avoid vias to internal planes. If the routing can not be made on the same plane and must pass through vias, ensure that a path is routed from R_{LIMIT} back to the ground pin and that R_{LIMIT} is not simply connected directly to a ground plane.
- Routing to the delay capacitor must be short and direct. Keep the routing trace from the DELAY pin to the delay capacitor away from the $\overline{ALERT2}$ trace (or any other noisy signals) to minimize any coupling effects. If no delay capacitor is used do not have any connection to the DELAY pin. Long trace lengths on the DELAY pin can cause noise to couple to the device, resulting in false trips.
- The open-drain output pins are recommended to be pulled up to the supply voltage rail through a 10-k Ω pullup resistor.

10.2 Layout Example



NOTE: Connect the limit resistors and delay capacitors directly to the GND pin; leave the DELAY pin unconnected or connected to VS through a pullup resistor if no delay is needed.

Figure 54. Recommended Layout

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- [OPAx313 1-MHz, Micro-Power, Low-Noise, RRIO, 1.8-V CMOS Operational Amplifier Precision Value Line Series](#)
- [Monitoring Current for Multiple Out-of-Range Conditions](#)

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 6. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
INA302	Click here	Click here	Click here	Click here	Click here
INA303	Click here	Click here	Click here	Click here	Click here

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA302A1IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I302A1	Samples
INA302A1IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I302A1	Samples
INA302A2IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I302A2	Samples
INA302A2IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I302A2	Samples
INA302A3IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I302A3	Samples
INA302A3IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I302A3	Samples
INA303A1IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I303A1	Samples
INA303A1IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I303A1	Samples
INA303A2IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I303A2	Samples
INA303A2IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I303A2	Samples
INA303A3IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I303A3	Samples
INA303A3IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I303A3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA302A1IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA302A2IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA302A3IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA303A1IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA303A2IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA303A3IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA302A1PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA302A2IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA302A3IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA303A1IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA303A2IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA303A3IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.