

SINGLE-CHIP CHARGE AND SYSTEM POWER-PATH MANAGEMENT IC

Check for Samples: bq24030-Q1 bq24031-Q1

FEATURES

- Qualified for Automotive Applications
- Small 3.5-mm × 4.5-mm QFN Package
- Designed for Single-Cell Li-lon or Li-Polymer-Based Portable Applications
- Integrated Dynamic Power-Path Management (DPPM) Feature Allowing AC Adapter or USB Port to Simultaneously Power the System and Charge the Battery
- Power Supplement Mode Allows Battery to Supplement USB or AC Input Current
- Autonomous Power Source Selection (AC Adapter or USB)
- Integrated USB Charge Control With Selectable 100-mA and 500-mA Maximum Input Current Regulation Limits
- Dynamic Total Current Management for USB
- Supports up to 2-A Total Current
- 3.3-V Integrated LDO Output
- Thermal Regulation for Charge Control
- Charge Status Outputs for LED or System Interface Indicates Charge and Fault Conditions
- Reverse Current, Short-Circuit, and Thermal Protection
- Power Good (AC Adapter and USB Port Present) Status Outputs
- Charge Voltage: 4.1 V or 4.2 V


APPLICATIONS

- Smart Phones and PDAs
- MP3 Players
- Digital Cameras
- Handheld Devices
- Internet Appliances

DESCRIPTION

The bqTINY™ III series of devices are highly integrated Li-ion linear chargers and system power-path management devices targeted at space-limited portable applications. The bqTINY III series offer integrated USB-port and dc supply (AC adapter), power-path management with autonomous power-source selection, power FETs and current sensors, high accuracy current and voltage regulation, charge status, and charge termination in a single monolithic device.

The bqTINY III series powers the system while independently charging the battery. This feature reduces the charge and discharge cycles on the battery, allows for proper charge termination, and allows the system to run with an absent or defective battery pack. This feature also allows for the system to instantaneously turn on from an external power source in the case of a deeply discharged battery pack. The IC design is focused on supplying continuous power to the system when available from the AC, USB, or battery sources.



- (1) See Figure 2 and Functional Block Diagram for detailed feature information.
- (2) P-FET back gate body diodes are disconnected to prevent body diode conduction.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

bgTINY is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

The power select pin (PSEL) defines which input source is to be used first (primary source is either AC or USB). If the primary source is not available, then the IC automatically switches over to the secondary source (if available) or the battery as the last option. If the PSEL is set low, the USB input is selected first and (if not available) the AC line is selected (if available) but programmed to a USB input limiting rate (100 mA/500 mA max). This feature allows the use of one input connector, where the host programs the PSEL pin according to what source is connected (AC adapter or USB port).

The ISET1 pin programs the battery's fast-charge constant current level with a resistor. During normal AC operation, the input supply provides power to both the OUT (system) and BAT pins. For peak or excessive loads (typically when operating from the USB power, PSEL = low) that would cause the input source to enter current limit (or Q3 – USB FET limiting current) and its source and system voltage (OUT pin) to drop, the dynamic power-path management (DPPM) feature reduces the charging current attempting to prevent any further drop in system voltage. This feature allows the selection of a lower current rated adapter based on the average load ($I_{SYS-AVG} + I_{BAT-PGM}$), rather than a high peak transient load.

ORDERING INFORMATION(1) (2)

T _A	BATTERY VOLTAGE (V)	OUT PIN FOR AC INPUT CONDITIONS	PACKAGE ⁽⁴⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	4.2	Regulated to 6 V ⁽⁵⁾	OFN – RHL	Dool of 2000	BQ24030IRHLRQ1	BQ24030
	4.1	Regulated to 6 V ⁽⁵⁾	QFN - KHL	Reel of 3000	BQ24031IRHLRQ1	BQ24031

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.
- (3) When power is applied via the USB pin (PSEL = low), the input voltage is switched straight through to the OUT pin, unless the USB input current limit is active, and then the OUT pin voltage typically drops to the DPPM-OUT threshold or battery voltage (whichever is higher).
- (4) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (5) If AC < V_{O(OUT-REG)}, the AC is connected to the OUT pin by a P-FET (Q1).



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	AC (dc voltage with respect to VSS)	–0.3 V to 18 V
	USB (dc voltage with respect to VSS)	–0.3 V to 7 V
Input voltage	BAT, CE, DPPM, ACPG, PSEL, OUT, ISET1, ISET2, STAT1, STAT2, TS, USBPG (all dc voltages with respect to VSS)	–0.3 V to 7 V
	LDO (dc voltage with respect to VSS)	-0.3 V to (V _{O(OUT)} + 0.3 V)
	TMR	$-0.3 \text{ V to } (V_{O(LDO)} + 0.3 \text{ V})$
	AC	3.5 A
Input current	USB	1000 mA
O	OUT	4 A
Output current	BAT ⁽²⁾	–4 A to 3.5 A
Output source current (in regulation at 3.3-V LDO)	LDO	30 mA
Output sink current	ACPG, STAT1, STAT2, USBPG	15 mA
Storage temperature range, T _s	stg	−65°C to 150°C
Operating virtual-junction temp	erature range, T _J	–40°C to 125°C
Lead temperature (soldering, 1	300°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
.,	Supply voltage	From AC input ⁽¹⁾ (2)	4.35	16	V
V _{CC}		From USB input ⁽¹⁾	4.35	6	V
I _{AC}	Input current, AC			2	^
I _{USB}	Input current, USB			0.5	Α
T_A	Operating ambient temperature			85	ů

⁽¹⁾ V_{CC} is defined as the greater of AC or USB input.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 40°C POWER RATING	DERATING FACTOR T _A > 40°C	θ _{JA}
20-pin RHL ⁽¹⁾	1.81 W	21 mW/°C	46.87 °C/W

⁽¹⁾ This data is based on using the JEDEC High-K board, and the exposed die pad is connected to a Cu pad on the board. This is connected to the ground plane by a 2x3 via matrix.

⁽²⁾ Negative current is defined as current flowing into the BAT pin.

⁽²⁾ Verify that power dissipation and junction temperatures are within limits at maximum V_{CC}.



ELECTRICAL CHARACTERISTICS

over junction temperature range (0°C ≤ T_J ≤ 125°C) and recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Bias Curi	rents	-				
I _{CC(SPLY)}	Active supply current, V _{CC}	$V_{VCC} > V_{VCC(min)}$		1	2	mA
I _{CC(SLP)}	Sleep current (current into BAT pin)	$ \begin{array}{l} V_{(AC)} < V_{(BAT)}, \ V_{(USB)} < V_{(BAT)}, \\ 2.6 \ V \leq V_{((BAT)} \leq V_{O(BAT-REG)}, \\ Excludes \ load \ on \ OUT \ pin \end{array} $		2	5	μA
I _{CC(AS-STDBY)}	AC standby current	$\begin{array}{l} V_{I(AC)} \leq 6 \text{ V, Total current into AC pin with chip disabled,} \\ \text{Excludes all loads, CE} = \text{low,} \\ \text{After } t_{(\text{CE-HOLDOFF})} \text{ delay} \end{array}$			200	μA
I _{CC(USB-STDBY)}	USB standby current	Total current into USB pin with chip disabled, Excludes all loads, CE = low, After t _(CE-HOLDOFF) delay			200	μΑ
I _{CC(BAT-STDBY)}	BAT standby current	Total current into BAT pin with AC and/or USB present and chip disabled, Excludes all loads (OUT and LDO), CE = low, After $t_{(CE-HOLDOFF)}$ delay, $0^{\circ}C \le T_{J} \le 85^{\circ}C^{(1)}$	45	60	μA	
I _{IB(BAT)}	Charge done current, BAT	Charge finished, AC or USB supplying the load		1	5	μA
High AC Cutoff	Mode	'			'	
V _{CUT-OFF}	Input AC cutoff voltage, bq24035	V _{I(AC)} > 6.8 V, AC FET (Q1) turns off, USB FET (Q3) turns on if USB power present, otherwise BAT FET (Q2) turns on	6.1	6.4	6.8	V
LDO Output					'	
V _{O(LDO)}	Output regulation voltage	Active only if AC or USB is present, $V_{I(OUT)} \ge V_{O(LDO)} + (I_{O(LDO)} \times R_{DS(on)})$		3.3		V
	Regulation accuracy ⁽²⁾		- 5		5	%
I _{O(LDO)}	Output current				20	mA
R _{DS(on)}	On resistance	OUT to LDO			50	Ω
C _(OUT) (3)	Output capacitance				1	μF
	age Regulation ⁽⁴⁾				'	
V _{O(OUT-REG)}	Output regulation voltage	$V_{I(AC)} \ge 6 \text{ V} + V_{DO}$		6.0	6.3	V
OUT Pin - DPP	M Regulation				'	
V _(DPPM-SET)	DPPM set point ⁽⁵⁾	V _{DPPM-SET} < V _{OUT}	2.6		5	V
I _(DPPM-SET)	DPPM current source	AC or USB present	95	100	105	μA
SF	DPPM scale factor	$V_{(DPPM-REG)} = V_{(DPPM-SET)} \times SF$	1.139	1.150	1.162	
OUT Pin – FET	(Q1, Q3, and Q2) Dropout Vo	Itage (RDSon)			'	
V _(ACDO)	AC to OUT dropout voltage ⁽⁶⁾	$V_{I(AC)} \ge V_{CC(min)}$, PSEL = high, $I_{I(AC)} = 1$ A, $(I_{O(OUT)} + I_{O(BAT)})$, or no AC		300	475	mV
V _(USBDO) (7)	USB to OUT dropout	$\begin{split} & V_{I(USB)} \geq V_{CC(min)}, PSEL = low, ISET2 = high, \\ & I_{I(USB)} = 0.4 A, (I_{O(OUT)} + I_{O(BAT)}), or no AC \end{split}$	·		180	mV
* (NZRDO)	voltage	$\begin{split} & V_{I(USB)} \geq V_{CC(min)}, PSEL = Iow, ISET2 = Iow, \\ & I_{I(USB)} = 0.08 A, (I_{O(OUT)} + I_{O(BAT)}) \end{split}$			36	1117
$V_{(BATDO)}$	BAT to OUT dropout voltage (discharging)	$V_{I(BAT)} \ge 3 \text{ V, } I_{I(BAT)} = 1 \text{ A, } V_{CC} < V_{I(BAT)}$		40	100	mV

- This includes the quiescent current for the integrated LDO.
- (2)
- In standby mode (CE low) the accuracy is $\pm 10\%$. LDO output capacitor is not required, but one with a value of 0.1 μF is recommended.
- When power is applied to the USB pin and PSEL is low, the USB input is switched straight through to the OUT pin (not regulated). This voltage may drop to the DPPM-OUT threshold or battery voltage (which ever is higher) if the USB input current limit is active.
- $V_{(DPPM\text{-}SET)}$ is scaled up by the scale factor for controlling the output voltage $V_{(DPPM\text{-}REG)}$. $V_{DO(max)}$, dropout voltage is a function of the FET, $R_{DS(on)}$, and drain current. The dropout voltage increases proportionally to the
- (7) R_{DS(on)} of USB FET Q3 is calculated by: (V_{USB} − V_{OUT}) / (I_{OUT} + I_{BAT}) when I_{I(USB)} ≤ I_{I(USB-MIN)} (FET fully on, not in regulation).



ELECTRICAL CHARACTERISTICS (continued)

over junction temperature range (0°C ≤ T_J ≤ 125°C) and recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT Pin – Ba	ttery Supplement Mode					
V _{BSUP1}	Enter battery supplement mode (battery supplements OUT current in the presence of input source	V _{I(BAT)} > 2 V	V _{I(OUT)} ≤ V _{I(BAT)} - 60 mV			V
V _{BSUP2}	Exit battery supplement mode	V _{I(BAT)} > 2 V			$V_{I(OUT)} \ge V_{I(BAT)} - 20 \text{ mV}$	V
OUT Pin - Sh	ort Circuit	1	I			
I _{OSH1}	BAT to OUT short-circuit recovery	Current source between BAT to OUT for short-circuit recovery to $V_{I(OUT)} \le V_{I(BAT)} - 200 \text{ mV}$		10		mA
R _{SHAC}	AC to OUT short-circuit limit	V _{I(OUT)} ≤ 1 V		500		Ω
R _{SHVSB}	USB to OUT short-circuit limit	V _{I(OUT)} ≤ 1 V		500		Ω
BAT Pin Char	ging – Precharge					
$V_{(LOWV)}$	Precharge to fast-charge transition threshold	Voltage on BAT	2.9	3	3.1	V
$T_{DGL(F)}$	Deglitch time for fast-charge to precharge transition ⁽⁸⁾	t_{FALL} = 100 ns, 10-mV overdrive, $V_{I(BAT)}$ decreasing below threshold				ms
I _{O(PRECHG)}	Precharge range		10		150	mA
$V_{(PRECHG)}$	Precharge set voltage	1 V < $V_{I(BAT)}$ < $V_{(LOWV)}$, t < $t_{(PRECHG)}$	230	250	270	mV
BAT Pin Char	ging - Current Regulation					
$I_{O(BAT)}$	AC battery-charge current ⁽⁹⁾	$ \begin{array}{l} V_{I(BAT)} > V_{(LOWV)}, \ V_{I(OUT)} - V_{I(BAT)} > V_{(DO\text{-MAX})}, \\ PSEL = high \ I_{OUT(BAT)} = (K_{(SET)} \times V_{(SET)}/R_{SET}), \\ V_{I(OUT)} > V_{O}(OUT\text{-REG}) + V_{(DO\text{-MAX})} \end{array} $	100	1000	1500	mA
R _{PBAT}	BAT to OUT pullup	V _{I(BAT)} < 1 V		1000		Ω
R _{POUT}	AC to OUT and USB to OUT short-circuit pullup	V _{I(OUT)} < 1 V		500		Ω
V _(SET)	Battery charge current set voltage (10)		2.475	2.500	2.525	V
K	Charge current set factor,	100 mA ≤ I _{O(BAT)} ≤ 1 A	400	425	450	
K _(SET)	BAT	10 mA ≤ I _{O(BAT)} ≤ 100 mA ⁽¹¹⁾	300	450	600	
USB Pin Input	t Current Regulation					
	LISP input current	$ \begin{aligned} & V_{I(BAT)} > V_{(LOWV)}, \ V_{I(USB)} - V_{I(BAT)} > V_{(DO\text{-MAX})}, \\ & ISET2 = low, \ PSEL = low, \ or \ no \ AC \end{aligned} $			100	mA
I _(USB)	USB input current	$\begin{split} & V_{I(BAT)} > V_{(LOWV)}, \ V_{I(USB)} - V_{I(BAT)} > V_{(DO\text{-MAX})}, \\ & ISET2 = high, \ PSEL = low, \ or \ no \ AC \end{split}$	400		500	IIIA
BAT Pin Char	ging Voltage Regulation, V _{O (B}	T-REG) + V (DO-MAX) < V _{CC} , I _{TERM} < I _{BAT(OUT)} ≤ 1 A				
V	Pattory charge voltage	bq24030		4.2		V
V _{O(BAT-REG)}	Battery charge voltage	bg24031		4.1		v
	Battery charge voltage	T _A = 25°C -0.5			0.5	- %
	regulation accuracy		-1		1	/0

⁽⁸⁾ All deglitch periods are a function of the timer setting and is modified in DPPM or thermal regulation modes by the percentages that the program current is reduced.

⁽⁹⁾ When input current remains below 2 A, the battery charging current may be raised until the thermal regulation limits the charge current.

⁽¹⁰⁾ For half-charge rate, $V_{(SET)}$ is 1.25 V ± 25 mV for bq24032A/38 only.

⁽¹¹⁾ Specification is for monitoring charge current via the ISET1 pin during voltage regulation mode, not for a reduced fast-charge level.

⁽¹²⁾ With the PSEL= low, the bqTINY III series defaults to USB charging. If USB input is ≤ V_{BAT}, then the bqTINY III series charges from the AC input at the USB charge rate. In this configuration, the specification is 80 mA (min) and 100 mA (max).

⁽¹³⁾ With the PSEL= low, the bqTINY III series defaults to USB charging. If USB input is \leq V_{BAT}, then the bqTINY III series charges from the AC input at the USB charge rate. In this configuration, the specification is 400 mA (min) and 500 mA (max).



ELECTRICAL CHARACTERISTICS (continued)

over junction temperature range (0°C \leq T_J \leq 125°C) and recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Charge Termir	nation Detection		•			
I _(TERM)	Charge termination detection range	$V_{I(BAT)} < V_{(RCH)}, I_{(TERM)} = (K_{(SET)} \times V_{(TERM)})/R_{SET}$	10		150	mA
V _(TERM-AC)	AC-charge termination detection voltage, measured on ISET1	$V_{I(BAT)} > V_{(RCH)}$, PSEL = high, \overline{ACPG} = low	235	250	265	mV
V _(TAPER-USB)	USB-charge termination detection voltage, measured on ISET1	$V_{I(BAT)} > V_{(RCH)}$, PSEL = low or PSEL = high and \overline{ACPG} = high	95	100	130	mV
T _{DGL(TERM)}	Deglitch time for termination detection	t_{FALL} = 100 ns, 10-mV overdrive, t_{CHG} increasing above or decreasing below threshold		22.5		ms
Temperature S	Sense Comparators					
V_{LTF}	High voltage threshold	Temperature fault at V(TS) > V _{LTF}	2.465	2.500	2.535	V
V _{HTF}	Low voltage threshold	Temperature fault at V(TS) < V _{HTF}	0.485	0.500	0.515	V
I _{TS}	Temperature sense current source		94	100	106	μΑ
$T_{DGL(TF)}$	Deglitch time for temperature fault detection ⁽¹⁴⁾	$R_{(TMR)}$ = 50 k Ω , $V_{I(BAT)}$ increasing or decreasing above and below; 100-ns fall time, 10-mV overdrive		22.5		ms
Battery Recha	rge Threshold					
V _{RCH}	Recharge threshold voltage		V _{O(BAT-REG)} - 0.075	V _{O(BAT-REG)} - 0.100	V _{O(BAT-REG)} - 0.125	V
T _{DGL(RCH)}	Deglitch time for recharge detection (14)	$R_{(TMR)}=50~k\Omega,~V_{I(BAT)}$ increasing or decreasing below threshold, 100-ns fall time, 10-mV overdrive		22.5		ms
STAT1, STAT2	2. ACPG, USBPG Open-Drain (C	DD) Outputs ⁽¹⁵⁾				
V _{OL}	Low-level output saturation voltage	I _{OL} = 5 mA, External pullup resistor ≥ 1 kΩ required			0.25	V
I _{LKG}	Input leakage current			1	5	μA
ISET2, CE Inpu	uts					
V _{IL}	Low-level input voltage		0		0.4	.,
V _{IH}	High-level input voltage		1.4			V
I _{IL}	Low-level input current, CE		-1			μΑ
I _{IH}	High-level input current, CE				1	μΑ
I _{IL}	Low-level input current, ISET2	V _{ISET2} = 0 V	-20			μΑ
I _{IH}	High-level input current, ISET2	V _{ISET2} = V _{CC}			40	μΑ
I _{IL1}	Low-level input current		6		1	μΑ
I _{IH1}	High-level input current				15	μΑ
t _(CE-HLDOFF)	Holdoff time, CE	CE going low only	3.3		6.2	ms
PSEL Input					· ·	
V _{IL}	Low-level input voltage	Falling high→low, 280 kΩ ± 10% applied when low	0.975	1	1.025	V
V _{IH}	High-level input voltage	Input R _{PSEL} sets external hysteresis	V _{IL} + 0.01		V _{IL} + 0.024	V
I _{IL}	Low-level input current, PSEL		-1			μA
I _{IH}	High-level input current, PSEL					μA

⁽¹⁴⁾ All deglitch periods are a function of the timer setting and is modified in DPPM or thermal regulation modes by the percentages that the program current is reduced. (15) See Charger Sleep mode for \overline{ACPG} ($V_{CC} = V_{AC}$) and \overline{USBPG} ($V_{CC} = V_{USB}$) specifications.



ELECTRICAL CHARACTERISTICS (continued)


over junction temperature range (0°C ≤ T_J ≤ 125°C) and recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Timers						
K _(TMR)	Timer set factor	$t_{(CHG)} = K_{(TMR)} \times R_{(TMR)}$	0.313	0.360	0.414	s/Ω
R _(TMR) (16)	External resistor limits	(,	30		100	kΩ
t _(PRECHG)	Precharge timer		0.09 t _(CHG)	0.10 t _(CHG)	0.11 t _(CHG)	s
I _(FAULT)	Timer fault recovery pullup from OUT to BAT			1		kΩ
Charger Sleep	Thresholds (ACPG and USBP	G Thresholds, Low to Power Good)	I			
V _(SLPENT) (17)	Sleep-mode entry threshold	$V_{(UVLO)} \le V_{I(BAT)} \le V_{O(BAT-REG)}$, No $t_{(BOOT-UP)}$ delay			$V_{VCC} \le V_{I(BAT)} + 125 \text{ mV}$	V
V _(SLPEXIT) (17)	Sleep-mode exit threshold	$V_{(UVLO)} \le V_{I(BAT)} \le V_{O(BAT-REG)}$, No $t_{(BOOT-UP)}$ delay	V _{VCC} ≥ V _{I(BAT)} + 190 mV			V
t _(DEGL)	Deglitch time for sleep mode (18)	$R_{(TMR)}=50~k\Omega,~V_{(AC)}~or~V_{(USB)}~or~decreasing~below~threshold,~100-ns~fall~time,~10-mV~overdrive$		22.5		ms
Start-Up Contr	ol and USB Boot-Up					
t _(BOOT-UP)	Boot-up time	On the first application of USB input power or AC input with PSEL low	120	150	180	ms
Switching Pow	rer Source Timing					
t _{SW-BAT}	Switching power source from inputs (AC or USB) to battery	Only AC power or USB power applied, Measure from [xxPG: low to high to I(xx) > 5 mA], xx = AC or USB I(OUT) = 100 mA, R _{TRM} = 50 K			50	μs
t _{SW-AC/USB}	Switching from AC to USB, or, USB to AC by input source removal. (19)	Measure from I(AC) < 5 mA to I(USB) > 5 mA or I(USB) < 5 mA to I(AC) > 5 mA, I _(OUT) = 100 mA, R _{TMR} = 50 k Ω , ISET2 = high, R _{OUT} > 15 Ω , V _{DPPM} = 2.5 V			100	μѕ
t _{SW-PSEL}	Switching from AC to USB, or USB to AC by toggling PSEL	Measure from I(AC) < 5 mA to I(USB) > 5 mA or I(USB) < 5 mA to I(AC) > 5 mA, I _(OUT) = 100 mA, R _{TMR} = 50 k Ω , ISET2 = high, R _{OUT} > 15 Ω , V _{DPPM} = 2.5 V		50	100	μs
Thermal Shutd	own Regulation ⁽²⁰⁾					
T _(SHTDWN)	Temperature trip	T _J (Q1 and Q3 only)		155		°C
	Thermal hysteresis	T _J (Q1 and Q3 only)		30		°C
T _{J(REG)}	Temperature regulation limit	T _J (Q2)	115		135	°C
UVLO						
V _(UVLO)	Undervoltage lockout	Decreasing V _{CC}	2.45	2.50	2.65	V
	Hysteresis			27		mV

- (16) To disable the fast-charge safety timer and charge termination, tie TMR to the LDO pin. Tying the TMR pin high changes the timing resistor from the external value to an internal 50 k Ω ±25%, which can add an additional tolerance to any timed spectification. The TMR pin normally regulates to 2.5 V when the charge current is not restricted by the DPPM or thermal feedback loops. If these loops become active, the TMR pin voltage will be reduced proportionally to the reduction in charge current and the clock frequency will be reduced by the same percentage (timed durations will count down slower, extending their time). The TMR pin is clamped at 0.80 V, for a maximum time extension of 2.5 V ÷ 0.8 V × 100 = 310%.
- (17) The IC is considered in sleep mode when both AC and USB are absent (ACPG = USBPG = open drain).
- (18) Does not declare sleep mode until after the deglitch time and implement the needed power transfer immediately according to the switching specification.
- (19) The power handoff is implemented once the \overline{PG} pin goes high (removed sources PG), which is when the removed source drops to the battery voltage. If the battery voltage is critically low, the system may lose power unless the system takes control of the PSEL pin and switches to the available power source prior to shutdown. The USB source often has less current available; so, the system may have to reduce its load when switching from AC to USB.
- (20) Reaching thermal regulation reduces the charging current. Battery supplement current is not restricted by either thermal regulation or shutdown. Input power FETs turn off during thermal shutdown. The battery FET is only protected by a short-circuit limit which typically does not cause a thermal shutdown (input FETs turning off) by itself.



DEVICE INFORMATION




TERMINAL FUNCTIONS

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
AC	4	I	Charge input voltage from AC adapter				
ACPG	18	0	AC power-good status output (open drain)				
BAT	5, 6	I/O	Battery input and output.				
CE	9	_	Chip enable input (active high)				
DPPM	13	_	Dynamic power-path management set point (account for scale factor)				
ISET1	10	I/O	Charge current set point for AC input and precharge and termination set point for both AC and USB				
ISET2	7	Ι	Charge current set point for USB port (high = 500 mA, low = 100 mA)				
LDO	1	0	3.3-V LDO regulator				
OUT	15, 16, 17	0	Output terminal to the system				
PSEL	8	I	Power source selection input (low for USB, high for AC)				
STAT1	2	0	Charge status output 1 (open drain)				
STAT2	3	0	Charge status output 2 (open drain)				
TMR	14	I/O	Timer program input programmed by resistor. Disable fast-charge safety timer and termination by tying TMR to LDO.				
TS	12	I/O	Temperature sense input				
USB	20	Ι	USB charge input voltage				
USBPG	19	0	USB power-good status output (open-drain)				
VSS	11	-	Ground input (the thermal pad on the underside of the package) There is an internal electrical connection between the exposed thermal pad and VSS pin of the device. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed-circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.				



FUNCTIONAL BLOCK DIAGRAM



^{*} Signal deglitched



FUNCTIONAL DESCRIPTION

Charge Control

The bqTINY III series supports a precision Li-ion or Li-polymer charging system suitable for single-cell portable devices. See a typical charge profile, application circuit, and an operational flow chart in Figure 1 through Figure 4, respectively.




Figure 1. Charge Profile




Figure 2. Typical Application Circuit






Figure 3. Charge Control Operational Flow Chart



Autonomous Power Source Selection, PSEL Control Pin

The PSEL pin selects the priority of the input sources (high = AC, low = USB). If that primary source is not available (based on ACPG, USBPG signal), the secondary source is used. If neither input source is available, then the battery is selected as the source. With the PSEL input high, the bqTINY III series attempts to charge from the AC input. If the AC input is not present, then USB is selected. If both inputs are available, the AC adapter has priority. With the PSEL input low, the bqTINY III series defaults to USB charging. If USB input is grounded, then the bqTINY III series charges from the AC input at the USB charge rate (as selected by ISET2). This feature can be used in system where AC and USB power source selection is done elsewhere. The PSEL function is summarized in Table 1.

Table 111 office Course College 1 and the Callindary								
PSEL STATE	AC	USB	CHARGE SOURCE	MAXIMUM CHARGE RATE ⁽¹⁾	SYSTEM POWER SOURCE	USB BOOT-UP FEATURE		
	Present ⁽²⁾	Absent	AC	ISET2	AC	Enabled		
1	Absent ⁽³⁾	Present	USB	ISET2	USB	Enabled		
Low	Present	Present	USB	ISET2	USB	Enabled		
	Absent	Absent	N/A	N/A	Battery	Disabled		
	Present	Absent	AC	ISET1	AC	Disabled		
LP-L	Absent	Present	USB	ISET2	USB	Disabled		
High	Present	Present	AC	ISET1	AC	Disabled		
	Abcont	Abcont	NI/A	N/A	Rattory	Disabled		

Table 1. Power Source Selection Function Summary

Boot-Up Sequence

In order to facilitate the system start-up and USB enumeration, the bqTINY III series offers a proprietary boot-up sequence. On the first application of power to the bqTINY III series, this feature enables the 100-mA USB charge rate for a period of approximately 150 ms $(t_{(BOOT-UP)})$ ignoring the ISET2 and CE inputs setting. At the end of this period, the bqTINY III series implements CE and ISET2 inputs settings. Table 1 indicates when this feature is enabled (see Figure 13).

Power-Path Management

The bqTINY III series powers the system while independently charging the battery. This features reduces the charge and discharge cycles on the battery, allows for proper charge termination, and allows the system to run with an absent or defective battery pack. This feature gives the system priority on input power, allowing the system to power up with a deeply discharged battery pack. This feature works as follows (note that PSEL is assumed high for this discussion).




Figure 4. Power-Path Management

⁽¹⁾ Battery charge rate is always set by ISET1, but may be reduced by a limited input source (ISET2 USB mode) and I_{OUT} system load.

⁽²⁾ Present is defined as input being at a higher voltage than the BAT voltage (sources power good is low).

⁽³⁾ AC Absent is defined as AC input not present (ACPG is high) or Q1 turned off due to overvoltage in the bq24035.



Case 1: AC Mode (PSEL = High)

System Power

In this case, the system load is powered directly from the AC adapter through the internal transistor Q1 (see Figure 4). For bq24030/31, Q1 acts as a switch as long as the AC input remains at or below 6 V ($V_{O(OUT-REG)}$). Once the AC voltage goes above 6 V, Q1 starts regulating the output voltage at 6 V. For bq24035, once the AC voltage goes above $V_{CUT-OFF}$ (\sim 6.4 V), Q1 turns off. For bq24032A/38, the output is regulated at 4.4 V from the AC input. Note that switch Q3 is turned off for both devices. If the system load exceeds the capacity of the supply, the output voltage drops down to the battery's voltage.

Charge Control

When AC is present, the battery is charged through switch Q2 based on the charge rate set on the ISET1 input.

Dynamic Power-Path Management (DPPM)

This feature monitors the output voltage (system voltage) for input power loss due to brown outs, current limiting, or removal of the input supply. If the voltage on the OUT pin drops to a preset value, $V_{(DPPM-SET)} \times SF$, due to a limited amount of input current, then the battery charging current is reduced until the output voltage stops dropping. The DPPM control tries to reach a steady-state condition where the system gets its needed current and the battery is charged with the remaining current. No active control limits the current to the system; therefore, if the system demands more current than the input can provide, the output voltage drops just below the battery voltage and Q2 turns on which supplements the input current to the system. DPPM has three main advantages.

- 1. DPPM allows the designer to select a lower-power wall adapter, if the average system load is moderate compared to its peak power. For example, if the peak system load is 1.75 A, average system load is 0.5 A, and battery fast-charge current is 1.25 A, the total peak demand could be 3 A. With DPPM, a 2-A adapter could be selected instead of a 3.25-A supply. During the system peak load of 1.75 A and charge load of 1.25 A, the smaller adapter's voltage drops until the output voltage reaches the DPPM regulation voltage threshold. The charge current is reduced until there is no further drop on the output voltage. The system gets its 1.75-A charge and the battery charge current is reduced from 1.25 A to 0.25 A. When the peak system load drops to 0.5 A, the charge current returns to 1 A and the output voltage returns to its normal value.
- 2. Using DPPM provides a power savings compared to configurations without DPPM. Without DPPM, if the system current plus charge current exceed the supply's current limit, then the output is pulled down to the battery. Linear chargers dissipate the unused power $(V_{IN} V_{OUT}) \times I_{LOAD}$. The current remains high (at current limit) and the voltage drop is large for maximum power dissipation. With DPPM, the voltage drop is less $(V_{IN} V_{(DPPM-REG)})$ to the system which means better efficiency. The efficiency for charging the battery is the same for both cases. The advantages include less power dissipation, lower system temperature, and better overall efficiency.
- 3. The DPPM sustains the system voltage no matter what causes it to drop, if at all possible. It does this by reducing the noncritical charging load while maintaining the maximum power output of the adapter.

Note that the DPPM voltage, V_(DPPM-REG), is programmed as follows:

$$V_{(DPPM-REG)} = I_{(DPPM)} \times R_{(DPPM)} \times SF$$
 (1)

where

R_(DPPM) is the external resistor connected between the DPPM and VSS pins.

I_(DPPM) is the internal current source.

SF is the scale factor as specified in the specification table.

The safety timer is dynamically adjusted while in DPPM mode. The voltage on the ISET1 pin is directly proportional to the programmed charging current. When the programmed charging current is reduced, due to DPPM, the ISET1 and TMR voltages are reduced and the timer's clock is proportionally slowed, extending the safety time. In normal operation, V(TMR) = 2.5 V; when the clock is slowed the voltage V(TMR) is reduced. For example, if V(TMR) = 1.25 V, the safety timer has a value close to 2 times the normal operation timer value (see Figure 5 through Figure 8).



Case 2: USB (PSEL = Low)

System Power

In this case, the system load is powered directly from the USB port through the internal switch Q3 (see Figure 14). Note in this case, Q3 regulates the total current to the 100-mA or 500-mA level, as selected on the ISET2 input. Switch Q1 is turned off in this mode. If the system and battery load is less than the selected regulated limit, then Q3 is fully on and V_{OUT} is approximately $(V_{(USB)} - V_{(USB-DO)})$. The systems power management is responsible for keeping its system load below the USB current level selected (if the battery is critically low or missing). Otherwise, the output drops to the battery voltage; therefore, the system should have a low power mode for USB power application. The DPPM feature keeps the output from dropping below its programmed threshold, due to the battery charging current, by reducing the charging current.

Charge Control

When USB is present and selected, Q3 regulates the input current to the value selected by the ISET2 pin (0.1/0.5 A). The charge current to the battery is set by the ISET1 resistor (typically >0.5 A). Because the charge current typically is programmed for more current than Q3 allows, the output voltage drops to the battery voltage or DPPM voltage, whichever is higher. If the DPPM threshold is reached first, the charge current is reduced until V_{OUT} stops dropping. If V_{OUT} drops to the battery voltage, the battery is able to supplement the input current to the system.

Dynamic Power-Path Management (DPPM)

The theory of operation is the same as described in Case 1, except that Q3 restricts the amount of input current delivered to the output and battery instead of the input supply.

Note that the DPPM voltage, V_(DPPM), is programmed as follows:

$$V_{(DPPM-REG)} = I_{(DPPM)} \times R_{(DPPM)} \times SF$$
(2)

and

$$V_{(DPPM-REG)} = V_{(DPPM-SET)} \times SF$$
 (3)

where

R_(DPPM) is the external resistor connected between the DPPM and VSS pins.

 $I_{(DPPM)}$ is the internal current source.

SF is the scale factor as specified in the specification table.

Feature Plots

The voltage on the DPPM pin, $V_{(DPPM-SET)}$ is determined by the external resistor, $R_{(DPPM)}$. The output voltage $(V_{(OUT)})$ that the DPPM function regulates is $V_{(DPPM-REG)}$. For example, if $R_{(DPPM)}$ is 33 k Ω , then the $V_{(DPPM-SET)}$ voltage on the DPPM pin is 3.3 V ($I_{(DPPM-SET)} = 100~\mu A$, typical). The DPPM function attempts to keep $V_{(OUT)}$ from dropping below the $V_{(DPPM-REG)}$ voltage, and is 3.795 V for this example (SF = 1.15, typical).

Figure 5 illustrates DPPM and battery supplement modes as the output current (I_{OUT}) is increased, channel 1 (CH1) $V_{AC} = 5.4$ V, channel 2 (CH2) V_{OUT} , channel 3 (CH3) $I_{OUT} = 0$ to 2.2 A to 0 A, channel 4 (CH4) $V_{BAT} = 3.5$ V, $I_{(PGM-CHG)} = 1$ A. In typical operation, $V_{OUT} = 4.4$ V_{reg} , through an AC adapter overload condition and recovery. The AC input is set for ~5.1 V (1.5-A current limit), $I_{(CHG)} = 1$ A, $V_{(DPPM-SET)} = 3.7$ V, $V_{(DPPM-OUT)} = 1.15 \times V_{(DPPM-SET)} = 4.26$ V, $V_{BAT} = 3.5$ V, PSEL = H, and USB input is not connected. The output load is increased from 0 A to ~2.2 A and back to 0 A as shown in the bottom waveform. As the I_{OUT} load reaches 0.5 A, along with the 1-A charge current, the adapter starts to current limit, the output voltage drops to the DPPM-OUT threshold of 4.26 V. This is DPPM mode. The AC input tracks the output voltage by the dropout voltage of the AC FET. The battery charge current is then adjusted back as necessary to keep the output voltage from falling any further. Once the output load current exceeds the input current, the battery has to supplement the excess current and the output voltage falls just below the battery voltage by the dropout voltage of the battery FET. This is the battery supplement mode. When the output load current is reduced, the operation described is reversed as shown. If $V_{(DPPM-REG)}$ was set below the battery voltage, during input current limiting, the output falls directly to the battery's voltage.



Under USB operation, when the loads exceeds the programmed input current thresholds a similar pattern is observed. If the output load exceeds the available USB current, the output instantly goes into the battery supplement mode.




Figure 5. DPPM and Battery Supplement Modes

Figure 6 illustrates when PSEL is toggled low for 500 μ s. Power transfers from AC to USB to AC [channel 1 (CH1) VAC = 5.4 V, channel 2 (CH2) $V_{(USB)}$ = 5 V, channel 3 (CH3) V_{OUT} , output current I_{OUT} = 0.25 A, channel 4 (CH4) V_{BAT} = 3.5 V, and $I_{(PGM-CHG)}$ = 1 A]. When the PSEL goes low (first division), the AC FET opens, and the output falls until the USB FET turns on. Turning off the active source before turning on the replacement source is referred to as break-before-make switching. The rate of discharge on the output is a function of system capacitance and load. Note the cable IR drop in the AC and USB inputs when they are under load. At the fourth division, the output has reached steady-state operation at $V_{(DPPM-REG)}$ (charge current has been reduced due to the limited USB input current). At the sixth division, the PSEL goes high and the USB FET turns off followed by the AC FET turning on. The output returns to its regulated value, and the battery returns to its programmed current level.




Figure 6. Toggle PSEL Low

Figure 7 illustrates when AC is removed, power transfers to USB [PSEL = H (AC primary source), channel 1 (CH1) VAC = 5.4 V, channel 2 (CH2) $V_{(USB)}$ = 5 V, channel 3 (CH3) V_{OUT} , output current I_{OUT} = 0.25 A, channel 4 (CH4) V_{BAT} = 3.5 V, and $I_{(PGM-CHG)}$ = 1 A]. The power transfer from AC to USB only takes place after the primary source (AC) is considered bad (too low, $V_{AC} \le V_{BAT}$ + 125 mV) indicated by the ACPG FET turning off (open drain not shown). Thus, the output drops down to the battery voltage before the USB source is connected (sixth division). The output starts to recover when the USB FET starts to limit the input current (seventh division) and the output drops to the $V_{(DPPM-REG)}$ threshold.




Figure 7. Remove AC – Power Transfer to USB

Figure 8 illustrates when AC (low battery) is removed, power transfers to USB [PSEL = H, channel 1 (CH1) VAC = 5.4 V, channel 2 (CH2) $V_{(USB)} = 5$ V, channel 3 (CH3) V_{OUT} , output current $I_{OUT} = 0.25$ A, channel 4 (CH4) $V_{BAT} = 2.25$ V, and $I_{(PGM-CHG)} = 1$ A]. This figure is the same as when the battery has more capacity. Note that the output drops to the battery voltage before switching to USB power. A resistor divider between AC and ground tied to PSEL can toggle the power transfer earlier, if necessary.




Figure 8. Remove AC (Low Battery) - Power Transfer to USB



Figure 9 illustrates that when AC is applied, power transfers from USB to AC [PSEL = H, channel 1 (CH1) VAC = 5.4 V, channel 2 (CH2) $V_{(USB)} = 5$ V channel 3 (CH3) V_{OUT} , output current $I_{OUT} = 0.25$ A, channel 4 (CH4) $V_{BAT} = 3.5$ V, and $I_{(PGM-CHG)} = 1$ A]. The charger is set for AC priority but is running off USB until AC is applied. When AC is applied (first division) and the USB FET opens (second division), the AC FET closes (third division) and the output recovers from the DPPM threshold (eighth division).




Figure 9. Apply AC - Power Transfer From USB to AC

Figure 10 illustrates when USB is removed, power transfers from USB to AC [PSEL = L, channel 1 (CH1) VAC = 5.4 V, channel 2 (CH2) $\text{V}_{(\text{USB})} = 5 \text{ V}$, channel 3 (CH3) V_{OUT} , output current $\text{I}_{\text{OUT}} = 0.25 \text{ A}$, channel 4 (CH4) $\text{V}_{\text{BAT}} = 3.5 \text{ V}$, and $\text{I}_{(\text{PGM-CHG})} = 1 \text{ A}$]. The USB source is removed (second division) and the output drops to the battery voltage (declares USB bad, fourth division) and switches to AC (in USB mode) and recovers similar to the figure that is switching to USB power. This power transfer occurs with PSEL low, which means that the AC input is regulated as if it were a USB.




Figure 10. Remove USB - Power Transfer From USB to AC

Figure 11 illustrates when the battery is absent, power transfers to USB [PSEL = H, channel 1 (CH1) VAC = 5.4 V, channel 2 (CH2) $V_{(USB)} = 5$ V, channel 3 (CH3) V_{OUT} , output current $I_{OUT} = 0.25$ A, channel 4 (CH4) V_{BAT} , $I_{(PGM-CHG)} = 1$ A]. Note the saw-tooth waveform due to cycling between charge done and refresh (new charge).




Figure 11. Battery Absent - Power Transfer to USB

Figure 12 illustrates when a battery is inserted for power up [channel 1 (CH1) VAC = 0 V, channel 2 (CH2) $V_{USB} = 0 V$, channel 3 (CH3) V_{OUT} , output current $I_{OUT} = 0.25$ A for $V_{OUT} > 2$ V, channel 4 (CH4) $V_{BAT} = 3.5$ V, and $C_{(DPPM)} = 0$ pF]. When there are no power sources and the battery is inserted, the output tracks the battery voltage if there is no load (<10 mA of load) on the output, as shown. If a load is present that keeps the output more than 200 mV below the battery, a short-circuit condition is declared. At this time, the load must be removed to recover. A capacitor can be placed on the DPPM pin to delay implementing the short-circuit mode and get unrestricted (not limited) current.




Figure 12. Insert Battery – Power-Up Output via BAT



Figure 13 illustrates USB boot-up and power-up via USB [channel 1 (CH1) $V_{(USH)} = 0$ to 5 V, channel 2 (CH2) USB input current (0.2 A/division), PSEL = low, CE = high, ISET2 = high, $V_{BAT} = 3.85$ V, $V_{(DPPM)} = 3.0$ V ($V_{(DPPM)} \times 1.15 < V_{BAT}$, otherwise DPPM mode increases time duration)]. When a USB source is applied (if AC is not present), the CE pin and ISET2 pin are ignored during the boot-up time and a maximum input current of 100 mA is made available to the OUT or BAT pins. After the boot-up time, the bqTINY III series implements the CE and ISET2 pins as programmed.




Figure 13. USB Boot-Up and Power-Up

Battery Temperature Monitoring

The bqTINYTM III series continuously monitors battery temperature by measuring the voltage between the TS and VSS pins. An internal current source ($I_{(TS)} = 100 \mu A$, typical) provides the bias for most common 10-k Ω negative-temperature coefficient thermistors (NTC) (see Figure 14). The device compares the voltage on the TS pin against the internal $V_{(LTF)}$ and $V_{(HTF)}$ thresholds (0.5 V and 2.5 V (typ), respectively) to determine if charging is allowed. Once a temperature outside the $V_{(LTF)}$ and $V_{(HTF)}$ thresholds is detected, the device immediately suspends the charge. The device suspends charge by turning off the power FET and holding the timer value (i.e., timers are not reset). Charge is resumed when the temperature returns to the normal range. The allowed temperature range for 103AT-type thermistor is 0°C to 45°C. However, the user may increase the range by adding two external resistors. See Figure 15.




Figure 14. TS Pin Configuration

Figure 15. TS Pin Thresholds



Battery Pre-Conditioning

During a charge cycle, if the battery voltage is below the $V_{(LOWV)}$ threshold (3.0 V, typical), the bqTINY III series applies a precharge current, $I_{O(PRECHG)}$, to the battery. This feature revives deeply discharged cells. The resistor connected between the ISET1 and VSS, R_{SET} , determines the precharge rate. The $V_{(PRECHG)}$ and $K_{(SET)}$ parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{O (PRECHG)} = \frac{V_{(PRECHG)} \times K_{(SET)}}{R_{SET}}$$
(4)

The bqTINY III series activates a safety timer, $t_{(PRECHG)}$, during the conditioning phase. If $V_{(LOWV)}$ threshold is not reached within the timer period, the bqTINY III series turns off the charger and enunciates FAULT on the STAT1 and STAT2 pins. The timeout is extended if the charge current is reduced by DPPM. See the *Timer Fault Recovery* section for additional details.

Battery Charge Current

The bqTINY III series offers on-chip current regulation with programmable set point. The resistor connected between the ISET1 and VSS, R_{SET} , determines the charge level. The charge level may be reduced to give the system priority on input current (see DPPM). The $V_{(SET)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O (BAT)} = \frac{V_{(SET)} \times K_{(SET)}}{R_{SET}}$$
(5)

When powered from a USB port, the input current available (0.1 A/0.5 A) is typically less than the programmed (ISET1) charging current, and therefore, the DPPM feature attempts to keep the output from being pulled down by reducing the charging current.

With ISET2 low the $V_{(TMR)}$ voltage remains at 2.5 V under normal operating conditions. In this case, the charge rate is half the programmed current but the safety timer remains $t_{(CHG)}$. If the bqTINY III series enters DPPM or thermal regulation mode from this state, the safety timer immediately doubles and then the safety time is adjusted (inversely proportionate) with the charge current.

See the Power-Path Management section for additional details.

Battery Voltage Regulation

The voltage regulation feedback is through the BAT pin. This input is tied directly to the positive side of the battery pack. The bqTINY III series monitors the battery-pack voltage between the BAT and VSS pins. When the battery voltage rises to the $V_{O(BAT-REG)}$ threshold (4.1-V or 4.2-V versions), the voltage regulation phase begins and the charging current begins to taper down.

If the battery is absent, the BAT pin cycles between charge done ($V_{O(REG)}$) and charging (battery refresh threshold, ~100 mV below $V_{O(REG)}$) (see Figure 11).

See Figure 12 for power up by battery insertion.

As a safety backup, the bqTINY III series also monitors the charge time in the charge mode. If charge is not terminated within this time period, t_(CHG), the bqTINY III series turns off the charger and enunciates FAULT on the STAT1 and STAT2 pins. See the DPPM operation under Case 1 for information on extending the safety timer during DPPM operation. See the *Timer Fault Recovery* section for additional details.

Power Handoff

The design goal of the bqTINY III series is to keep the system powered at all times (OUT pin); first, by either AC or USB input (priority chosen by PSEL) and lastly by the battery. The input power source is only considered present if its power-good status is low. There is a break-before-make switching action when switching between AC to USB or USB to AC, for t_{SW-AC/USB}, where the system capacitance should hold up the system voltage. Note that the transfer of power occurs when the sources power-good pin goes high (open-drain output high = power not present), which is when the input source drops to the battery's voltage. If the battery is below a useable voltage, the system may reset. Typically, prior to losing the input power, the battery would have some useable capacity, and a system reset would be avoided. If the battery is dead or missing, the system loses power unless the PSEL pin is used to transfer power prior to shutdown.



If this is a concern, there is a simple external solution. Externally toggling the PSEL pin immediately starts the power-transfer process (does not wait for input to drop to the battery's voltage). This can be implemented by a resistor divider between the AC input and ground with the PSEL pin tied between R1 (top resistor) and R2 (resistor to ground). The resistor values are chosen such that the divider voltage will be at 1 V (PSEL threshold) when the AC has dropped to its critical voltage (user defined). An internal ~280-k Ω resistor is applied when PSEL < 1 V, to provide hysteresis. Choose R2 between 10 k Ω and 60 k Ω and V_(ac-critical) between 3.5 V and 4.5 V. R1 can be found using the following equation:

R1 = R2 (
$$V_{(ac\text{-critical})} - 1 V$$
); $V_{(ac\text{-reset})} = 1 + R1 (R2 + 280 k)/(280 k × R2)$;

Example: If R2 = 30 k Ω and V_(ac-critical) = 4 V, R1 = 30 k Ω (4 V - 1 V) = 90 k Ω , V_(ac-reset) = 1 + 90 k Ω (30 k Ω + 280 k Ω)/(280 k Ω × 30 k Ω) = 4.32 V. Therefore, for a 90-k Ω /30-k Ω divider, the bias on PSEL would switch power from AC to USB (USBPG = L) when the VAC dropped to 4 V (independent of V_{BAT}) and switches back when the VAC recovers to 4.32 V (see Figure 6 through Figure 10).

Temperature Regulation and Thermal Protection

In order to maximize charge rate, the bqTINY III series features a junction temperature regulation loop. If the power dissipation of the bqTINY III series results in a junction temperature greater than the $T_{J(REG)}$ threshold (125°C, typical), the bqTINY III series throttles back on the charge current in order to maintain a junction temperature around the $T_{J(REG)}$ threshold. To avoid false termination, the termination detect function is disabled while in this mode. The reduced charge current results in a longer charge time so the safety timer, $t_{(CHG)}$ is extended inversely. This means that if the temperature regulation loop reduces the current to half of the programmed charge rate, then the safety timer $t_{(CHG)}$ doubles. See *Charge Timer Operation* for more detail.

The bqTINY III series also monitors the junction temperature, T_J , of the die and disconnects the OUT pin from AC or USB inputs if T_J exceeds $T_{(SHTDWN)}$. This operation continues until T_J falls below $T_{(SHTDWN)}$ by the hysteresis level specified in the specification table.

The battery supplement mode has no thermal protection. The Q2 FET continues to connect the battery to the output (system), if input power is not sufficient; however, a short-circuit protection circuit limits the battery discharge current such that the maximum power dissipation of the part is not exceeded under typical design conditions.

Charge Timer Operation

As a safety backup, the bqTINY III series monitors the charge time in the charge mode. If the termination threshold is not detected within the time period, $t_{(CHG)}$, the bqTINY III series turns off the charger and enunciates FAULT on the STAT1 and STAT2 pins. The resistor connected between the TMR and VSS, R_{TMR} , determines the timer period. The $K_{(TMR)}$ parameter is specified in the specifications table. In order to disable the charge timer, eliminate R_{TMR} , connect the TMR pin directly to the LDO pin. Note that this action eliminates the fast-charge safety timer (does not disable or reset the pre-charge safety timer), disables termination, and also clears a fast-charge timer fault. TMR pin should not be left floating.

$$t_{(CHG)} = K_{(TMR)} \times R_{(TMR)}$$
(6)

While in the thermal regulation mode or DPPM mode, the bqTINY III series dynamically adjusts the timer period in order to provide the additional time needed to fully charge the battery. This proprietary feature is designed to prevent against early or false termination. The maximum charge time in this mode, $t_{(CHG-TREG)}$, is calculated by Equation 7.

$$t_{\text{(CHG-TREG)}} = \frac{t_{\text{(CHG)}} \times V_{\text{(SET)}}}{V_{\text{(SET-REG)}}}$$
(7)

Note that because this adjustment is dynamic and changes as the ambient temperature changes and the charge level changes, the timer clock is adjusted. It is difficult to estimate a total safety time without integrating the above equation over the charge cycle. Therefore, understanding the theory that the safety time is adjusted inversely proportionately with the charge current and the battery is a current-hour rating, the safety time dynamically adjusts appropriately.

The $V_{(SET)}$ parameter is specified in the specifications table. $V_{(SET-TREG)}$ is the voltage on the ISET pin during the thermal regulation or DPPM mode and is a function of charge current. (Note that charge current is dynamically adjusted during the thermal regulation or DPPM mode.)



$$V_{(SET-TREG)} = \frac{I_{(OUT)} \times R_{(SET)}}{K_{(SET)}}$$
(8)

All deglitch times also adjusted proportionally to t_(CHG-TREG).

Charge Termination and Recharge

The bqTINY III series monitors the voltage on the ISET1 pin during voltage regulation to determine when termination should occur (C/10 – 250 mV, C/25 – 100 mV). Once the termination threshold, $I_{(TERM)}$, is detected the bqTINY III series terminates charge. The resistor connected between the ISET1 and VSS, R_{SET} , programs the fast charge current level (C level, $V_{ISET1} = 2.5$ V) and, thus, the C/10 and C/25 current termination threshold levels. The $V_{(TERM)}$ and $K_{(SET)}$ parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{(TERM)} = \frac{V_{(TERM)} \times K_{(SET)}}{R_{SET}}$$
(9)

After charge termination, the bqTINY III series restarts the charge once the voltage on the OUT pin falls below the $V_{(RCH)}$ threshold ($V_{O(BAT-REG)} - 100$ mV, typical). This feature keeps the battery at full capacity at all times.

LDO Regulator

The bqTINY III series provides a 3.3-V LDO regulator. This regulator is typically used to power USB transceiver or drivers in portable applications. Note that this LDO is only enabled when either AC or USB inputs are present. If the CE pin is low (chip disabled) and AC or USB is present, the LDO is powered by the battery. This is to ensure low input current when the chip is disabled.

Sleep and Standby Modes

The bqTINY III series charger circuitry enters the low-power sleep mode if both AC and USB are removed from the circuit. This feature prevents draining the battery into the bqTINY III series during the absence of input supplies. Note that in sleep mode, Q2 remains on (i.e., battery connected to the OUT pin) in order for the battery to continue supplying power to the system.

The bqTINY III series enters the low-power standby mode if, while AC or USB is present, the CE input is low. In this suspend mode, internal power FETs Q1 and Q3 (see Figure 4) are turned off, the BAT input is used to power the system through OUT pin, and the LDO remains on (powered from output). This feature is designed to limit the power drawn from the input supplies (such as USB suspend mode).

Charge Status Outputs

The open-drain (OD) STAT1 and STAT2 outputs indicate various charger operations as shown in Table 2. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off. Note that this assumes CE = high.

Table 2. Status Pins Summary

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature), timer fault, and sleep mode	OFF	OFF

ACPG, USBPG Outputs (Power Good)

The two open-drain pins, \overline{ACPG} and \overline{USBPG} (AC and USB power good), indicate when the AC adapter or USB port is present and above the battery voltage. The corresponding output turns ON (low) when exiting sleep mode (input voltage above battery voltage). This output is turned off in sleep mode (open drain). The \overline{ACPG} and \overline{USBPG} pins can be used to drive an LED or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off.

2 Submit Documentation Feedback



Chip Enable (CE) Input

The CE digital input is used to disable or enable the bqTINY III series. A high-level signal on this pin enables the chip, and a low-level signal disables the device and initiates the standby mode. The bqTINY III series enters the low-power standby mode when the CE input is low with either AC or USB present. In this suspend mode, internal power FETs Q1 and Q3 (see Figure 4) are turned off; the battery (BAT pin) is used to power the system via Q2 and the OUT pin, which also powers the LDO. This feature is designed to limit the power drawn from the input supplies (such as USB suspend mode).

DPPM Used as a Charge Disable Function

The DPPM pin can be used to disable the charge process. The DPPM pin has an output current source that, when used with a resistor, sets the DPPM threshold. If the chosen resistance is too high, then the "DPPM-OUT" voltage is programmed higher than the OUT pin regulation voltage and the part is put in DPPM mode. In this mode the charging current is reduced until the OUT pin recovers to the DPPM_OUT threshold. Since the OUT pin is in voltage regulation (below the DPPM-OUT threshold) it does not increase in amplitude, and the charge current turns completely off. In DPPM mode the charge termination is disabled.

Note that the OUT pin is switched straight through (up to 6 V) and, on USB inputs, is switched straight through from the USB input to the OUT pin.

If the DPPM pin is floated (resistor disconnected), it is driven high and the charge current goes to zero. Note that this applies to both AC and USB charging. Another way to disable the charging is to externally drive the DPPM pin high (to the OUT pin voltage).

Timer Fault Recovery

As shown in Figure 3, bqTINY III series provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition 1: Charge voltage above recharge threshold (V_(RCH)) and timeout fault occurs.

Recovery Method: bqTINY III series waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self discharge, or battery removal. Once the battery falls below the recharge threshold, the bqTINY III series clears the fault and starts a new charge cycle. A POR or CE toggle also clears the fault.

Condition 2: Charge voltage below recharge threshold (V_(RCH)) and timeout fault occurs.

Recovery Method: Under this scenario, the bqTINY III series applies the $I_{(FAULT)}$ current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqTINY III series disables the $I_{(FAULT)}$ current and executes the recovery method described for condition 1. Once the battery falls below the recharge threshold, the bqTINY III series clears the fault and starts a new charge cycle. A POR or CE toggle also clears the fault.

Short-Circuit Recovery

The output can experience two types of short-circuit protection, one associated with the input and one with the battery.

If the output drops below ~1 V, an output short-circuit condition is declared and the input FETs (AC and USB) are turned off. To recover from this state, a 500- Ω pullup resistor from each input is applied (switched) to the output. To recover, the load on the output has to be reduced $\{R_{load} > 1 \ V \times 500 \ \Omega/ \ (V_{lN} - V_{OUT})\}$ such that the pullup resistor is able to lift the output voltage above 1 V, for the input FETs to be turned back on.

If the output drops 200 mV below the battery voltage, the battery FET is considered in short circuit and it turns off. To recover from this state, there is a 10-mA ± 8-mA current source from the battery to the output. Once the output load is reduced, such that the current source can pick up the output within 200 mV of the battery, the FET turns back on (As Vout increases in voltage the current source's drive drops toward 2 mA).

If the short is removed and the minimum system load is still too large [R < $(V_{Bat} - 200 \text{ mV} / 2 \text{ mA})$], the short-circuit protection can be temporarily defeated. The battery short-circuit protection can be disabled (recommended only for a short time) if the voltage on the DPPM pin is less than 1 V. Pulsing this pin below 1 V for a few microseconds should be enough to recover.



This short-circuit disable feature was implemented mainly for power up when inserting a battery. Because the BAT input voltage rises much faster than the OUT voltage ($V_{OUT} < V_{BAT} - 200 \text{ mV}$), with most any capacitive load on the output, the part can get stuck in short-circuit mode. Placing a capacitor between the DPPM pin and ground slows the V_{DPPM} rise time during power up, and delays the short-circuit protection. Too large a capacitance on this pin (too much of a delay) could allow too-high currents if the output were shorted to ground. The recommended capacitance is 1 nF to 10 nF. The V_{DPPM} rise time is a function of the 100- μ A DPPM current source, the DPPM resistor, and the capacitor added.



APPLICATION INFORMATION

Selecting the Input and Output Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor on each input (AC and USB). A 0.1- μ F ceramic capacitor, placed in close proximity to AC and USB to VSS pins, works well. In some applications depending on the power supply characteristics and cable length, it may be necessary to add an additional 10- μ F ceramic capacitor to each input.

The bqTINY III series only requires a small output capacitor for loop stability. A 0.1-µF ceramic capacitor placed between the OUT and VSS pin is usually sufficient.

The integrated LDO requires a maximum 1-µF ceramic capacitor on its output. The output does not require a capacitor for a steady-state load but 0.1-µF minimum capacitance is recommended.

It is recommended to install a minimum 33-µF capacitor between the BAT pin and VSS (in parallel with the battery). This ensures proper hot plug power up with a no-load condition (no system load or battery attached).

Thermal Considerations

The bqTINY III series is packaged in a thermally enhanced MLP package. The package includes a QFN thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application report QFN/SON PCB Attachment (SLUA271). The power pad should be tied to the VSS plane. The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient).

The mathematical expression for θ_{JA} is:

$$\theta_{\mathsf{JA}} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}} \tag{10}$$

where

 $T_{,l}$ = chip junction temperature

 T_A = ambient temperature

P = device power dissipation

Factors that can greatly influence the measurement and calculation of θ_{JA} include:

- · Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from Equation 11:

$$P = \left[\left(V_{\text{IN}} - V_{\text{OUT}} \right) \times \left(I_{\text{OUT}} + I_{\text{BAT}} \right) \right] + \left[\left(V_{\text{OUT}} - V_{\text{BAT}} \right) \times \left(I_{\text{BAT}} \right) \right]$$
(11)


Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See Figure 1. Typically the Li-ion battery's voltage quickly (< 2 V minutes) ramps to approximately 3.5 V, when entering fast charge (1-C charge rate and battery above $V_{(LOWV)}$). Therefore, it is customary to perform the steady-state thermal design using 3.5 V as the minimum battery voltage because the system board and charging device does not have time to reach a maximum temperature due to the thermal mass of the assembly during the early stages of fast charge. This theory is easily verified by performing a charge cycle on a discharged battery while monitoring the battery voltage and charger's power-pad temperature.



PCB Layout Considerations

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from input terminals to VSS and the output filter capacitors from OUT to VSS should be placed as close as possible to the bqTINY III series, with short trace runs to both signal and VSS pins.
- All low-current VSS connections should be kept separate from the high-current charge or discharge paths
 from the battery. Use a single-point ground technique incorporating both the small signal ground path and the
 power ground path.
- The high-current charge paths into AC and USB and from the BAT and OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bqTINY III series is packaged in a thermally enhanced MLP package. The package includes a QFN thermal pad to provide an effective thermal contact between the device and the printed-circuit board. Full PCB design guidelines for this package are provided in the application report QFN/SON PCB Attachment (SLUA271).



www.ti.com

NOTE: Page numbers for previous revisions may be different from current version.

CI	nanges from Revision A (December 2008) to Revision B						
•	Changed t _(CE-HLDOFF) spec from 4 ms MIN and 6 ms MAX	6					
•	Changed "safety timer" to "fast-charge safety timer" and added to footnote explanation for R _(TMR)	<mark>7</mark>					
•	Changed "safety-timer" to "fast-charge safety timer" for TMR Description.	8					
•	Changed text string "all safety timers" to "the fast-charge safety timer (does not disable or reset the pre-charge safety timer)" in the <i>Charge Timer Operation</i> paragraph.	21					



PACKAGE OPTION ADDENDUM

27-Jul-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	U	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
BQ24030IRHLRQ1	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	BQ24030	Samples
BQ24031IRHLRQ1	ACTIVE	VQFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	BQ24031	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

27-Jul-2013

OTHER QUALIFIED VERSIONS OF BQ24030-Q1, BQ24031-Q1:

• Catalog: BQ24030, BQ24031

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24030IRHLRQ1	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
BQ24031IRHLRQ1	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

www.ti.com 27-Jul-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	ckage Drawing Pins		Length (mm)	Width (mm)	Height (mm)	
BQ24030IRHLRQ1	VQFN	RHL	20	3000	367.0	367.0	35.0	
BQ24031IRHLRQ1	VQFN	RHL	20	3000	367.0	367.0	35.0	

RHL (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RHL (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206363-3/N 07/14

NOTE: All linear dimensions are in millimeters





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.