Voltage Protection for 3-Series to 6-Series Cell Lithium-Ion/Polymer Batteries

Check for Samples: bq77PL157A4225

FEATURES

- **Single IC Li-Ion Protection for 3-Series to 6-Series Cells**
- **Stackable to Protect up to 18-Series Cells**
- **Programmable Detection Time Delay**
- **Low Power Consumption**
  - **Typical 2-µA to 2.5-µA Normal Mode**
- **Fixed 4.225 V Overvoltage Threshold**
- **Highly Accurate: ±20-mV MAX, T_A = 0°C to 50°C**
- **Output Activation for Low Side FET (Contact TI for Alternate Output Options: High/Low-side Fuse or FET)**
- **Protected Output, Power, and Ground Pins for Added Safety and Reliability**
- **Permanent or Recoverable Fault Options**
- **16-pin Small Outline Package**

APPLICATIONS

- **Primary or Secondary Level Voltage Protection for Li-Ion Battery Packs for Use in:**
  - **Power Tools**
  - **UPS Systems**
  - **E-Bikes, Scooters, and Small Mobility Vehicles**
  - **Medical Devices, Test Equipment, and Industrial Products**

DESCRIPTION

The bq77PL157 is a stackable overvoltage protection device for 3, 4, 5 or 6 series cell Li-Ion battery packs. This device incorporates a precise and accurate overvoltage detection circuit with preconfigured threshold limits. Additional features include the ability to stack multiple parts to monitor up to 18 series cells.

FUNCTION

Each series cell in a Li-Ion battery pack is compared to an internal reference voltage. If one cell reaches an overvoltage condition, the protection sequence begins. The bq77PL157 starts charging an external capacitor through the CD pin. When the CD pin voltage reaches 1.2 V, the OUT pin changes state and the LVO pin becomes active.

If multiple bq77PL157 devices are stacked, the LVIN pin of the next-lower device receives the LVO pin from the above device and similarly starts a shortened delay timer before activating its OUT pin. (No additional isolation or level-shift circuitry is required.) The lowest bq77PL157 in the string is used to activate a power MOSFET located in the low side of the power path.

⚠️ These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

V_{PROTECT}	DEVICE	FEATURE CONFIGURATION	PACKAGING	FULL PART NAME
4.225 V	bq77PL157A	Recoverable Output	Tape and Reel	bq77PL157APWR-4225
			Tube	bq77PL157APW-4225

DEVICE INFORMATION

PW PACKAGE
(TOP VIEW)

```
        LVO  | 1        16 |  LVIN
        VC1  | 2        15 |  NC
        VC2  | 3        14 |  CD
        VC3  | 4   bq77PL157  13 |  VDD
        VC4  | 5   Low-Side   12 |  PCKP
        VC5  | 6   CHG FET    11 |  NC
        VC6  | 7        10 |  OUT
        GND  | 8         9 |  PCKN
```

PIN FUNCTIONS

| PIN NAME	PIN NO.	DESCRIPTION
CD	14	External capacitor to GND to set delay time
GND	8	Ground pin and negative end of cell stack
LVIN	16	Level-shift input (used for stacking, input is from next-higher part)
LVO	1	Level-shift output (used for stacking, route this output to next-lower part)
NC	11, 15	No connection
OUT	10	Output gate drive to external MOSFET
PCKN	9	Pack negative supply for OUT driver (connect to source of external MOSFET or GND if device not at bottom of stack)
PCKP	12	Pack positive supply for OUT driver (connect to most positive cell input of device)
VC1	2	Sense voltage input for most positive cell
VC2	3	Sense voltage input for second most positive cell
VC3	4	Sense voltage input for third most positive cell
VC4	5	Sense voltage input for fourth most positive cell
VC5	6	Sense voltage input for fifth most positive cell
VC6	7	Sense voltage input for least positive cell
VDD	13	Power supply (via RC filter)

FUNCTIONAL BLOCK DIAGRAMS

Figure 1. bq77PL157 – Low-Side Power NMOS Direct-Drive Output

ABSOLUTE MAXIMUM RATINGS

over recommended operating free-air temperature range, (unless otherwise noted)[1]

		RANGE
Supply voltage range, V_{MAX}	VDD, PCKP	−0.3 to 35 V
	PCKN	(VDD − 50) to VSS + 35 V
Input voltage range, V_{IN}	VCn (n=1 to 6)	−0.3 to 35 V
	VCn − VC(n+1), (n=1 to 5), VC6–GND	−0.3 to 8 V
	LVIN	−0.3 to 35 V
Output voltage range, V_{OUT}	OUT	−0.3 to 35 V
	CD	−0.3 to 35 V
	LVO	−0.3 to 35 V
Storage temperature range, T_{stg}		−65°C to 150°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
Supply voltage	VDD	4.2		30	V
Pack positive voltage	PCKP	0		30	V
Pack negative voltage	PCKN	VDD – 30		30	V
Input voltage range	VCn (n = 1 to 6)	0		VDD	V
	VCn – VC(n + 1), (n = 1 to 5) VC6–GND	0		5	
Delay time capacitor	C_{CD}		0.22		µF
Voltage monitor filter resistance	R_{IN}			1	kΩ
Voltage monitor filter capacitance	C_{IN}	0.01		0.1	µF
Supply voltage filter resistance	R_{VDD}	0		1	kΩ
Supply voltage filter capacitance	C_{VDD}		0.1		µF
Operating ambient temperature range, T_A		–40		110	°C

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted), typical values stated where T_A = 25°C

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
V_{OA}	Overvoltage detection accuracy	T_A = 0°C to 50°C			±5	±25	mV
		T_A = –20°C to 85°C			±5	±40	
		T_A = –40°C to 110°C			±5	±70	
$V_{PROTECT}$	Overvoltage detection voltage				4.225		V
V_{TH}	Overvoltage detection hysteresis			150		450	mV
I_{IN}[1]	Input current on VCn (n = 2 to 6),	VCn – VC(n + 1), (n = 1 to 5), VC6 – GND = $V_{PROTECT}$ – 25 mV				±0.2	µA
	Input current on VC1[2]	VCn – VC(n + 1), (n = 1 to 5), VC6 – GND = $V_{PROTECT}$ – 3.5 V			1	1.5	µA
t_D	Overvoltage detection delay time	VCn – VC(n+1), (n=1 to 5), VC6 – GND = $V_{PROTECT}$ + 25 mV, VDD = VC1 CD = 0.22 µF		1	1.5	2	s
t_{OA}	Minimum output active (fault) time	VCn – VC(n + 1), (n = 1 to 5), VC6 – GND = $V_{PROTECT}$ – V_{TH}, VDD = VC1, CD = 0.22 µF		0.7	1.5	2.3	s
$V_{CD,TH1}$	CD threshold voltage for output transition from inactive (no fault) to active (fault)				1.2		V
$V_{CD,TH2}$	CD clamp voltage after output change to active (fault)				2.4		V
I_{CH1}	CD charge current by overvoltage CD voltage = GND to $V_{CD,TH1}$	VCn – VC(n+1), (n=1 to 5), VC6-GND = $V_{PROTECT}$ + 25 mV VDD = VC1	Before output active CD = GND	–0.1	–0.2	–0.3	µA
I_{CH2}	CD clamp current after output active CD voltage = $V_{CD,TH1}$ to $V_{CD,TH2}$		After output active CD = $V_{CD,TH1}$	1	2	3	µA
I_{DS1}	CD discharge current CD voltage = $V_{CD,TH2}$ to $V_{CD,TH1}$	VCn – VC(n + 1), (n = 1 to 5), VC6 – GND = $V_{PROTECT}$ – V_{TH}, VDD = VC1	After OUT active and CD reaches $V_{CD,TH2}$ CD = $V_{CD,TH2}$	0.1	0.2	0.3	µA
I_{DS2}	CD clamp current CD voltage = $V_{CD,TH1}$ to GND		After OUT inactive, CD = $V_{CD, TH1}$		90		µA
I_{DD}	VDD Supply current	All cell voltages at 3.5 V/cell			2	3.5	µA
I_{PCKP}	Output supply current	PCKP = 22 V			0.4	0.8	µA

(1) Input current of each VCx does not include I_{DD} current of VDD.
(2) Input current from top cell does not contribute to cell imbalance.

Figure 2. CD charge Current and Discharge Current

bq77PL157 OUTPUT

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{OUT} OUT pin drive voltage	VCn − VC(n + 1), (n =1 to 5), VC6 − GND = $V_{PROTECT}$ + 25 mV, VDD = VC1, I_{OUT} = 0 to −0.1 mA, T_A = −40°C to 110°C			PCKN + 0.2	V
	VCn − VC(n + 1), (n = 1 to 5), VC6 − GND = $V_{PROTECT}$ − 25 mV, VDD = VC1, I_{OUT} = 0 to 0.1 mA, T_A = −40°C to 110°C	PCKN + 9	PCKN + 14	PCKN + 16	
V_{OUT} rise time	C_L = 5000 pF, V_{OUT}: 10% to 90%			100	µs
V_{OUT} fall time	C_L = 5000 pF, V_{OUT}: 90% to 10%			100	µs

LEVEL SHIFT FUNCTION

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
I_{LVL}	LVIN pull down current	VCn − VC(n + 1), (n = 1 to 5), VC6 −GND = $V_{PROTECT}$ − 25 mV, VDD = VC1, LVIN = VDD + 4 V		2	3.8	7	µA
V_{LVL}	LVIN threshold voltage			VDD + 1		VDD + 3.5	V
V_{OH}	LVO output high voltage	I_{OH} = −7 µA		GND + 4		GND + 6	V
t_{DA}	Output-active time-delay time	VCn − VC(n + 1), (n = 1 to 5), VC6 − GND = $V_{PROTECT}$ −25 mV, LVIN = VDD + 4 V	C_{CD} = 0.22 µF		132		ms
I_{CHLV}	CD charge current by LVIN input		CD = GND	9 × I_{CH2}	10 × I_{CH2}	11 × I_{CH2}	µA
t_{DIA}	Output-inactive delay time	VCn − VC(n + 1), (n = 1 to 5), VC6 − GND = $V_{PROTECT}$ −25 mV, LVIN = VDD	C_{CD} = 0.22 µF		3.5		ms
I_{DSLV}	CD charge current by LVIN input		CD = GND	I_{DS2}	I_{DS2}	I_{DS2}	µA

Figure 3. CD Charge Current and Discharge Current

Figure 4. I_{CC}, I_{IN} Measurement Test Setup

OPERATION AND TIMING OF PROTECTION OUTPUT

From Direct Cell Inputs

When any one of the cell voltages exceeds $V_{PROTECT}$, an internal current source begins to charge capacitor C_{CD} connected to the CD pin, which acts as a delay timer. If all cell voltages fall below $V_{PROTECT}$ before V_{CD} reaches $V_{CD,TH1}$, the delay timer is reset and the OUT pin is not activated (i.e., no fault detected, output remains unchanged). An internal switch clamps the CD pin to GND, discharges the capacitor C_{CD}, and resets the full delay time for the next occurring overvoltage event.

If any cell voltage exceeds $V_{PROTECT}$ long enough for the voltage at the CD pin (V_{CD}) to reach $V_{CD,TH1}$ (1.2 V typical), then the OUT and LVO pins are activated (i.e., fault detected, output changes state), thus interrupting the circuit via the FET protection device. Once the output is activated, the CD pin is charged up to its maximum value $V_{CD,TH2}$ (2.4 V typical).

When the recovery option is selected, if all cell voltages fall below $V_{PROTECT} - V_{TH}$ (threshold hysteresis), an internal current source begins to discharge capacitor C_{CD}, also acting as a delay timer. If any cell voltage returns back above $V_{PROTECT} - V_{TH}$ before V_{CD} reaches $V_{CD,TH1}$, the delay timer is reset and the OUT and LVO pins remains active (i.e. in the fault state). The CD pin is charged back to its maximum value $V_{CD,TH2}$.

If all cell voltages remain below $V_{PROTECT} - V_{TH}$ long enough for the voltage at the CD pin to reach $V_{CD,TH1}$, then the OUT and LVO pins are deactivated (i.e. output returns to the no fault state). An internal switch clamps the CD pin to GND, discharges the capacitor C_{CD}, and resets the full delay time for the next occurring overvoltage event.

The delay time for detecting an overvoltage fault is the time between charging C_{CD} from 0 to $V_{CD,TH1}$ and can be calculated as follows:

$t_D = (V_{CD,TH1} \times C_{CD}) / I_{CH1}$
$C_{CD} = (t_D \times I_{CH1}) / V_{CD,TH1}$
where I_{CH1} = CD charge current = 0.2 µA (typical)

The recovery delay time is the time between discharging from $V_{CD,TH2}$ to $V_{CD,TH1}$. The minimum output active time (t_{OA}) can be calculated as follows:

$t_{OA} = (V_{CD,TH2} - V_{CD,TH1}) \times C_{CD} / I_{DS1}$
$C_{CD} = (t_{OA} \times I_{DS1}) / (V_{CD,TH2} - V_{CD,TH1})$
where I_{DS1} = CD discharge current = 0.2 µA (typical)


Figure 5. Timing for Overvoltage Sensing (With Recovery Option)

Figure 6. Timing for Overvoltage Sensing (Without Recovery Option – Permanent Latch)

From Level Shift Input

More than six cells can be monitored with multiple bq77PL157 devices by using the LVO and LVIN pins to cascade or stack multiple parts. The LVO pin from the *upper* bq77PL157 is connected to the LVIN pin of the *lower* bq77PL157. The OUT pin of the *lowest* bq77PL157 is used to control the activation element while the OUT pins of the upper bq77PL157 devices are not used.

When the LVIN pin changes from a low to high level, an internal current source begins to charge capacitor C_{CD}, connected to the CD pin, quickly. If the voltage at the CD pin, V_{CD}, reaches $V_{CD,TH1}$ (1.2 V typical), then the OUT pin and the LVO pin are both activated. Once the output is activated, the CD pin continues to charge up to its maximum value of $V_{CD,TH2}$ (2.4 V typical).

The delay time from LVIN to either LVO or OUT is minimized by quickly charging the CD pin and is approximately 10 times faster than the delay time from an overvoltage fault at the direct cell inputs. When more than two bq77PL157 devices are stacked, this delay time is additive.

The delay time per device can be calculated as follows:

$t_{DA} = (V_{CD,TH1} \times C_{CD}) / I_{CHLV}$
where IC_{HLV} = CD charge current = 10 × I_{CH1} = 2 µA (typical)

When the LVIN pin changes from a high to low level, an internal switch clamps the CD pin to GND, discharging the capacitor C_{CD}. The delay time (per part) can be calculated as follows.

$t_{DIA} = (V_{CD,TH2} - V_{CD,TH1}) \times C_{CD} / I_{DSLV}$
where I_{DSLV} = CD discharge current = 90 µA (typical)

To find the total expected delay time from LVIN to OUT, a variable internal latency of approximately 4 - 12 ms should be added.

Faults detected via LVIN have the highest priority and will interrupt the timing of all lower priority faults.

Figure 7. LVIN to OUT and LVO Timing

CELL CONNECTION SEQUENCE

Unused VCx cell input pins should be connected to the most positive connected cell input pin as shown in the *Battery Connection Diagrams* section. VDD is connected through a resistor to the most-positive VCx pin of the cell stack. Note that VC1 is the most-positive connection to the most-positive cell.

During pack assembly, it is recommended that the cell input pins be connected in order from lowest to highest potential: GND, VC6, VC5, VC4, VC3, VC2, VC1.

NOTE

if a random cell connection order is used, a false overvoltage condition may be sensed depending on the order of connection.

To prevent a fault from being detected in this scenario, the CD pin may be held low so that the fault timer is disabled and OUT and LVO will not be activated. Alternatively, the VDD pin may be held low during cell connection, or pulsed low after cell connection in order to reset the device.

BATTERY CONNECTION DIAGRAMS

The following schematics indicate the cell connections for several battery configurations. Unused cell inputs should be connected together on the most positive end of the cell stack. **(VC1 is the most positive input.)**

The PCKP and PCKN pins supply power to the output FET driver. PCKP is always connected to the most positive cell input of the device. PCKN for a single device or the bottom device in a stack is connected to the source terminal of the protection FET device. For an upper device in a stacked configuration, PCKN is connected to GND.

NOTE

Not all connections shown. Diagrams are simplifications of full circuits and do not include key constraints when stacking these parts.

---

5 Cells

6 Cells

7 Cells (Stacked)

10 Cells (Stacked)

18 Cells (Stacked)

12 Cells (Stacked)

REDUCING TEST TIME

By controlling the CD pin, it is possible to reduce the time for functional test at PC board assembly:

To make a shorter overvoltage delay time, pull the CD pin over 1.2 V (typ) (MAX to VDD).

To recover from an overvoltage condition, pull the CD pin down to GND and set cell VCx < $V_{PROTECT} - V_{TH}$.

REVISION HISTORY

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
BQ77PL157APW-4225	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ODZ	Samples
BQ77PL157APWR-4225	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ODZ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

![Texas Instruments logo]

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

Cavity

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1	Q2
Q3	Q4

Q1	Q2
Q3	Q4

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ77PL157APWR-4225	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ77PL157APWR-4225	TSSOP	PW	16	2000	367.0	367.0	38.0

PW (R−PDSO−G16)   PLASTIC SMALL OUTLINE

0,65

0,30
0,19

⊕ 0,10 Ⓜ

16   9

△D 4,50
    4,30

6,60
6,20

1   8

5,10
4,90

△C

0,15 NOM

Gage Plane

0,25

0°−8°

0,75
0,50

1,20 MAX

0,15
0,05

Seating Plane

⌒ 0,10

4040064−4/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        △C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
           not exceed 0,15 each side.
        △D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
        E. Falls within JEDEC MO−153

TEXAS INSTRUMENTS
www.ti.com

PW (R−PDSO−G16)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

14x0,65

5,60

Stencil Openings
(Note D)

16x0,30

14x0,65

16x1,55

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,35

1,60

0,07
All Around

Example
Solder Mask Opening
(See Note E)

4211284−3/G 08/15

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated