



🖥 Buy



TPS50601-SP

ZHCSEM8-JANUARY 2016

Reference

Design

鬥


TPS50601-SP 抗辐射加固型 1.6V 至 6.3V 输入、6A 同步降压转换器

Technical

Documents

特性 1

- 5962R10221:
 - 抗辐射加固保障 (RHA) 高达 100kRAD (Si) 总 电离剂量 (TID)
 - 无低剂量率辐射损伤增强 (ELDRS) 100 kRAD (Si) - 10mRAD(Si)/s
 - 单粒子锁定 (SEL) 对于 线性能量传输 (LET) 的抗扰度 = 85MeVcm²/mg(请参见辐射报告)
 - 单粒子烧毁 (SEB) 和单粒子栅穿 (SEGR) 的抗 扰度为 85MeV-cm²/mg,提供安全运行区域 (SOA) 曲线(请参见辐射报告)
 - 提供单粒子瞬变/单粒子功能中断 (SET/SEFI) 横 截面图(请参见辐射报告)
- 峰值效率: 95% (Vo = 3.3V)
- 集成了 55mΩ/50mΩ 金属氧化物半导体场效应晶体 管 (MOSFET)
- 分离电源轨: PVIN 上的电压为 1.6V 至 6.3V
- 电源轨: VIN 上的电压为 3V 至 6.3V
- 6A 最大输出电流
- 灵活的开关频率选项:
 - 100kHz 至 1MHz 可调内部振荡器
 - 外部同步功能的频率范围: 100kHz 至 1MHz
 - 可针对主/从设备将同步引脚配置为 500kHz 输 出 应用
- 25°C下的电压基准为 0.795V±1.258%
- 单调启动至预偏置输出
- 通过外部电容进行调节的软启动
- 用于电源排序的输入使能和电源正常输出 •
- 针对欠压及过压的电源良好输出监控
- 可调节输入欠压锁定 (UVLO)
- 20 引脚耐热增强型陶瓷扁平封装 (HKH) ٠
- 请访问 www.ti.com/swift 获取 SWIFT™文档
- 请参见工具和软件 (Tools & Software) 选项卡 •



2 应用

- 用于现场可编程门阵列 (FPGA)、微控制器和专用 集成电路 (ASIC) 的太空卫星负载点电源
- 太空卫星有效载荷
- 抗辐射 应用 .
- 可用于军用温度范围(-55°C 至 125°C)
- 提供工程评估 (/EM) 样品⁽¹⁾

3 说明

TPS50601-SP 是一款抗辐射加固型 6.3V、6A 同步降 压转换器。该器件通过高效率以及集成高侧和低侧 MOSFET 的方式针对小型设计进行了优化。通过电流 模式控制减少组件数量,并通过高开关频率缩小电感器 封装尺寸,来进一步节省空间。此器件提供耐热增强型 20 引脚陶瓷,双列直插扁平封装。

	器件信息 ⁽²⁾	
器件型号	封装	封装尺寸(标称值)
	CFP (20)	7.38mm × 12.70mm
TPS50601-SP	KGD ⁽³⁾	N/A ⁽⁴⁾

(1) 这些部件仅用于工程评估。以非合规性流程对其进行了处理 (即未进行老化处理等操作)并且仅在 25°C 的额定温度下进 行了测试。这些部件不适用于质检、生产、辐射测试或飞行。 这些零部件无法在 –55℃ 至 125℃ 的完整 MIL 额定温度范围 内或运行寿命中保证其性能。

- (2) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。
- (3) 已知的合格芯片
- (4) 采用叠片封装的裸片

效率与负载电流间的关系 (Vin = 5V)

Support &

Community

20

Tools &

Software

Texas Instruments

目录

1	特性	1
2	应用	
3	说明	1
4	修订	历史记录 2
5	说明	(续)3
6	Pin	Configuration and Functions 3
7	Spe	cifications7
	7.1	Absolute Maximum Ratings 7
	7.2	ESD Ratings7
	7.3	Recommended Operating Conditions 7
	7.4	Thermal Information 8
	7.5	Electrical Characteristics
	7.6	Dissipation Ratings 10
	7.7	Typical Characteristics 11
8	Deta	ailed Description 14
	8.1	Overview 14
	8.2	Functional Block Diagram 15

	8.3	Feature Description	15
	8.4	Device Functional Modes	<mark>27</mark>
9	Appl	lication and Implementation	28
	9.1	Application Information	<mark>28</mark>
	9.2	Typical Application	<mark>28</mark>
10	Pow	er Supply Recommendations	34
11	Layo	out	34
	11.1	Layout Guidelines	34
	11.2	Layout Example	35
12	器件	和文档支持	36
	12.1	文档支持	36
	12.2	社区资源	36
	12.3	商标	36
	12.4	静电放电警告	36
	12.5	Glossary	36
13	机械	、封装和可订购信息	36
	13.1	器件命名规则	36

4 修订历史记录

日期	修订版本	注释
2016 年 1 月	*	 最初发布版本。 为此部件编号创建了独立数据表 已删除 Ψ_{JT} 热性能指标




5 说明 (续)

输出电压启动斜坡由 SS/TR 引脚控制,可实现独立电源运行,或者跟踪状态下的运行。此外,正确配置启用与开漏电源正常引脚也可实现电源排序。

高侧 FET 的逐周期电流限制可在过载情况下保护器件,并通过低侧电源限流防止电流失控,从而实现功能增强。 此外,还提供可关闭低侧 MOSFET 的低侧吸收电流限值,以防止过多的反向电流。当芯片温度超过热关断温度 时,热关断禁用此部件。

6 Pin Configuration and Functions



Pin Functions

	PIN	DESCRIPTION		
NO.	NAME	DESCRIPTION		
1	GND	Return for control circuitry/thermal pad ⁽¹⁾		
2	EN	EN pin has an internal pullup thus EN pin can be floated to enable the device. As an option external pullup can also be added if desired. Adjust the input undervoltage lockout (UVLO) with two resistors.		
3	RT	In internal oscillation mode, a resistor is connected between the RT pin and GND to set the switching frequency.		
4	SYNC	Optional 1-MHz external system clock input. The device operates with an internal oscillator if this pin is left open.		
5	VIN	Supplies the power to the output FET controllers		
6	PVIN	Dower input. Supplies the newer quitable of the newer convertor		
7	PVIN	Power input. Supplies the power switches of the power converter		
8				
9	PGND	Return for low-side power MOSFET		
10	1			

(1) Thermal pad (analog ground) must be connected to PGND external to the package.

Texas Instruments

www.ti.com.cn


Pin Functions (continued)

	PIN	DESCRIPTION			
NO.	NAME	DESCRIPTION			
11					
12					
13	PH	Switch node			
14					
15					
16	BOOT	A bootstrap capacitor is required between BOOT and PH. The voltage on this capacitor carries the gate drive voltage for the high-side MOSFET.			
17	VSENSE	Inverting input of the gm error amplifier			
18	COMP	Error amplifier output and input to the output switch current comparator. Connect frequency compensation to this pin.			
19	SS/TR	Slow-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.			
20	PWRGD	Power Good fault pin is an open-drain connection. Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, overvoltage, or EN shutdown, or during slow start.			

Bare Die Information

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
15 mils.	Silicon with backgrind	Ground	AI5TIN	557.5 nm





Copyright © 2016, Texas Instruments Incorporated

EN	2	44.19	4169.79	221.49	4347.09
RT	3	44.19	3894.21	221.49	4071.51
SYNC	4	44.19	3618.63	221.49	3795.93
VIN	5	47.565	2952.27	224.865	3129.57
PVIN	6	280.215	2414.115	457.515	2591.415
PVIN	7	280.215	2170.665	457.515	2347.965
PVIN	8	280.215	1928.115	457.515	2105.415
PVIN	9	280.215	1684.665	457.515	1861.965
PGND	10	254.52	1236.285	431.82	1413.585
PGND	11	254.52	1008.315	431.82	1185.615
PGND	12	254.52	780.345	431.82	957.645
PGND	13	254.52	552.375	431.82	729.675
PGND	14	254.52	324.405	431.82	501.705
PGND	15	254.52	96.435	431.82	273.735
PH	16	1590.12	99.405	1767.42	276.705
PH	17	1590.12	321.435	1767.42	498.735
PH	18	1590.12	555.345	1767.42	732.645
PH	19	1590.12	777.375	1767.42	954.675
PH	20	1590.12	1011.285	1767.42	1188.585
PH	21	1590.12	1233.315	1767.42	1410.615
PH	22	1564.335	1684.665	1741.635	1861.965
PH	23	1564.335	1928.115	1741.635	2105.415
PH	24	1564.335	2170.665	1741.635	2347.965
PH	25	1564.335	2414.115	1741.635	2591.415
BOOT	26	1801.71	3352.14	1979.01	3529.44
VSENSE	27	1801.71	3644.145	1979.01	3821.445
COMP	28	1801.71	3940.92	1979.01	4118.22
SS/TR	29	1801.71	4216.5	1979.01	4393.8
PWRGD	30	1463.67	5039.325	1640.97	5216.625
GND	31	1251.09	5039.325	1428.39	5216.625

1038.51

825.93

613.35

5039.325

5039.325

5039.325

1215.81

1003.23

790.65

Bond Pad Coordinates in Microns

Y MIN

5039.325

X MAX

578.07

X MIN

400.77

PAD NUMBER

1

32

33

34

TPS50601-SP ZHCSEM8 – JANUARY 2016

DESCRIPTION

GND

GND

GND

GND

5216.625

5216.625

5216.6

TEXAS INSTRUMENTS

www.ti.com.cn

Y MAX

5216.625



7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
	VIN	-0.3	7		
	PVIN	-0.3	7		
	EN	-0.3	5.5		
	BOOT	-0.3	14		
Input voltage	VSENSE	-0.3	3.3	V	
	COMP	-0.3	3.3		
	PWRGD	-0.3	5.5		
	SS/TR	-0.3	5.5		
	SYNC	-0.3	7		
Output voltage	BOOT-PH	0	7	V	
	PH	-1	7		
	PH 10-ns transient	-3	7		
Vdiff	(GND to exposed thermal pad)	-0.2	0.2	V	
Output current			6	А	
0	PH	Curre	Current limit		
Source current	RT		±100	μA	
	РН	Curre	Current limit		
Cial: aurrent	PVIN	Curre	nt limit	А	
Sink current	COMP		±200	μA	
	PWRGD	-0.1	5	mA	
Operating junction temp	perature	-55	150	°C	
Storage temperature, T	- stg	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
T _J Junction operating temperature range	-55	125	°C

TPS50601-SP ZHCSEM8-JANUARY 2016

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	HKH (CFP)		
		20 PINS		
R _{0JC(bot}	t) Junction-to-case (bottom) thermal resistance	0.514	°C/W	

(1) Taken per Mil Standard 883 method 1012.1

7.5 Electrical Characteristics

$T_{1} = -55^{\circ}C$ to $125^{\circ}C$.	$V_{INI} = 3 V \text{ to } 6.3 V.$	$P_{VIN} = 1.6 V \text{ to } 6.3 V ($	unless otherwise noted)

PARAMETER	TEST (CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN AND PVIN PINS)			·			
PVIN operating input voltage			1.6		6.3	V
VIN operating input voltage			3		6.3	V
VIN internal UVLO threshold	V _{IN} rising			2.75	3	V
VIN internal UVLO hysteresis				50		mV
VIN shutdown supply current	$V_{EN} = 0 V$			2.5	5.9	mA
VIN operating – non switching supply current	$V_{SENSE} = V_{BG}$			5	10	mA
ENABLE AND UVLO (EN PIN)			H			
	Rising			1.13	1.18	
Enable threshold	Falling		1.05	1.09		V
Input current	V _{EN} = 1.1 V			3.2		μA
Hysteresis current	V _{EN} = 1.3 V			3		μA
VOLTAGE REFERENCE	- ·				L	
		–55°C	0.767	0.795	0.804	
Voltage reference	0 A ≤ lout ≤ 6 A	25°C	0.785	0.795	0.804	V
		125°C	0.785	0.795	0.815	
MOSFET			<u>+</u>			
High-side switch resistance	BOOT-PH = 2.2 V	BOOT-PH = 2.2 V				mΩ
High-side switch resistance ⁽¹⁾	BOOT-PH = 6.3 V	BOOT-PH = 6.3 V				mΩ
Low-side switch resistance ⁽¹⁾	V _{IN} = 6.3 V			50		mΩ
ERROR AMPLIFIER			·			
Error amplifier transconductance (g _m) ⁽²⁾	–2 μA < I _{COMP} < 2 μ/	A, V _(COMP) = 1 V		1300		μS
Error amplifier dc gain ⁽²⁾	V _{SENSE} = 0.792 V	· · ·		39000		V/V
Error amplifier source/sink ⁽²⁾	V _(COMP) = 1 V, 40-m ^V	/ input overdrive		±125		μA
Start switching threshold ⁽²⁾				0.25		V
COMP to Iswitch gm ⁽²⁾				18		A/V
CURRENT LIMIT			•		i.	
High-side switch current limit threshold ⁽³⁾	V _{IN} = 6.3 V		8	11		А
Low-side switch sourcing current limit ⁽³⁾	V _{IN} = 6.3 V		7	10		А
Low-side switch sinking current limit	V _{IN} = 6.3 V			3		А
THERMAL SHUTDOWN						
Thermal shutdown				175		°C
Thermal shutdown hysteresis				10		°C
INTERNAL SWITCHING FREQUENCY			i			
Internally set frequency	RT = Open		395	500	585	kHz
						-

Measured at pins
 Ensured by design only. Not tested in production.
 Parameter is not tested in production.





Electrical Characteristics (continued)

 $T_J = -55^{\circ}C$ to 125°C, $V_{IN} = 3$ V to 6.3 V, $P_{VIN} = 1.6$ V to 6.3 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	RT = 100 kΩ (1%)		480		
Externally set frequency	RT = 485 kΩ (1%)		100		kHz
	RT = 47 kΩ (1%)		1000		
EXTERNAL SYNCHRONIZATION	- !				
SYNC out low-to-high rise time (10%/90%)	Cload = 25 pF		25	111	ns
SYNC out high-to-low fall time (90%/10%)	Cload = 25 pF		3	15	ns
Falling edge delay time ⁽⁴⁾			180		٥
SYNC out high level threshold	I _{OH} = 50 μA	2			V
SYNC out low level threshold	I _{OL} = 50 μA			600	mV
SYNC in low level threshold		800			mV
SYNC in high level threshold				1.85	V
SYNC in frequency range ⁽⁵⁾	Percent of program frequency	-5%		5%	
		100		1000	kHz
PH (PH PIN)	•				
Minimum on time	Measured at 10% to 90% of VIN, 25°C, I _{PH} = 2 A		94	175	ns
Minimum off time	BOOT-PH ≥ 3 V		500		ns
BOOT (BOOT PIN)	· ·				
BOOT-PH UVLO			2.2	3	V
SLOW START AND TRACKING (SS/TR PIN)				
SS charge current			2.5		μA
SS/TR to VSENSE matching	$V_{(SS/TR)} = 0.4 V$		30	90	mV
POWER GOOD (PWRGD PIN)		L.			
	V _{SENSE} falling (fault)		91		% Vref
	V _{SENSE} rising (good)		94		% Vref
VSENSE threshold	V _{SENSE} rising (fault)		109		% Vref
	V _{SENSE} falling (good)		106		% Vref
Output high leakage	V _{SENSE} = Vref, V(PWRGD) = 5 V		30	181	nA
Output low	I _(PWRGD) = 2 mA			0.3	V
Minimum VIN for valid output	V _(PWRGD) < 0.5 V at 100 μA		0.6	1	V
Minimum SS/TR voltage for PWRGD				1.4	V

(4) Bench verified. Not tested in production.
(5) Parameter is production tested at nominal voltage with V_{IN} = P_{VIN} = 5V.

TPS50601-SP ZHCSEM8 – JANUARY 2016

TEXAS INSTRUMENTS

www.ti.com.cn

7.6 Dissipation Ratings

See (1)(2)(3)(4)

PACKAGE	R _{0JA} THERMAL IMPEDANCE,	R _{0JC} THERMAL IMPEDANCE,	R _{0JB} THERMAL IMPEDANCE,
	JUNCTION TO AMBIENT	JUNCTION TO CASE (THERMAL PAD)	JUNCTION TO BOARD
НКН	39.9°C/W	0.52°C/W	43.1°C/W


(1) Maximum power dissipation may be limited by overcurrent protection

(2) Power rating at a specific ambient temperature, T_A, should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 150°C for best performance and long-term reliability. See power dissipation estimate in *Application and Implementation* for more information.

(3) Test board conditions:

- (a) 2.5 inches × 2.5 inches, 4 layers, thickness: 0.062 inch
- (b) 2-oz. copper traces located on the top of the PCB
- (c) 2-oz. copper ground planes on the 2 internal layers and bottom layer
- (d) 40.010-inch thermal vias located under the device package

(4) For information on thermal characteristics, see SPRA953.




- A. See data sheet for absolute maximum and minimum recommended operating conditions.
- B. Product operating life design goal is >15 years for $65^{\circ}C \le T_{J} \le 95^{\circ}C$ based on silicon technology characterization per MIL-PRF-38535.
- C. The predicted operating lifetime versus junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 1. 6-A Continuous Current Estimated Device Life



7.7 Typical Characteristics




TPS50601-SP ZHCSEM8 – JANUARY 2016




www.ti.com.cn

Typical Characteristics (continued)





Typical Characteristics (continued)



TEXAS INSTRUMENTS

www.ti.com.cn

8 Detailed Description

8.1 Overview

The device is a 6.3-V or 6-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. To improve performance during line and load transients, the device implements a constant frequency, peak current mode control, which also simplifies external frequency compensation. The wide switching frequency, 100 kHz to 1 MHz, allows for efficiency and size optimization when selecting the output filter components.

The device is designed for safe monotonic startup into prebiased loads. The default start up is when VIN is typically 3 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage UVLO with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pullup current. The total operating current for the device is approximately 5 mA when not switching and under no load. When the device is disabled, the supply current is typically less than 2.5 mA.

The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 6 A. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.

The device reduces the external component count by integrating the boot recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by a BOOT to PH UVLO (BOOT-PH UVLO) circuit allowing the PH pin to be pulled low to recharge the boot capacitor. The device can operate over duty cycle range per Equation 2 and Equation 3 as long as the boot capacitor voltage is higher than the preset BOOT-PH UVLO threshold, which is typically 2.2 V. The output voltage can be stepped down to as low as the 0.795-V voltage reference (Vref).


The device has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open-drain MOSFET which is pulled low when the VSENSE pin voltage is less than 91% or greater than 109% of the reference voltage Vref and asserts high when the VSENSE pin voltage is 94% to 106% of the Vref.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power-supply sequencing during power-up. A small-value capacitor or resistor divider should be coupled to the pin for slow start or critical power-supply sequencing requirements.

The device is protected from output overvoltage, overload, and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 106% of the Vref. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections, which help control the inductor current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the slow-start circuit automatically when the junction temperature drops 10°C typical below the thermal shutdown trip point.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system.

If tied together, the input voltage for VIN and PVIN can range from 3 to 6.3 V. If using the VIN separately from PVIN, the VIN pin must be between 3 and 6.3 V, and the PVIN pin can range from as low as 1.6 to 6.3 V. A voltage divider connected to the EN pin can adjust the input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power-up behavior.

8.3.2 PVIN vs Frequency

With VIN tied to PVIN, minimum off-time determines what output voltage is achievable over frequency range.

8.3.3 Voltage Reference

The voltage reference system produces a precise voltage reference as indicated in *Electrical Characteristics*.



Feature Description (continued)

8.3.4 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output (VOUT) to the VSENSE pin. TI recommends to use 1% tolerance or better divider resistors. Start with a 10 k Ω for R15 (top resistor) and use Equation 1 to calculate R38 (bottom resistor divider). To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R38 = \frac{Vref}{Vo - Vref}R15$$

where

• Vref = 0.795 V

(1)

The minimum output voltage and maximum output voltage can be limited by the minimum on-time of the highside MOSFET and bootstrap voltage (BOOT-PH voltage) respectively. For more information, see *Bootstrap Voltage (BOOT) and Low Dropout Operation*.

8.3.5 Maximum Duty Cycle Limit

The TPS50601-SP can operate at duty cycle per Equation 2 and Equation 3 as long as the boot capacitor voltage is higher than the preset BOOT-PH UVLO threshold, which is typically 2.2 V.

Duty cycle can be calculated based on Equation 2.

D(VIN) =
$$\frac{V_{OUT} + I_{OUT}_{max} \cdot R_{Tesr} + I_{OUT}_{max} \cdot R_{ds}_{low}}{V_{IN} \cdot I_{OUT}_{max} \cdot R_{ds}_{high} + I_{OUT}_{max} \cdot R_{ds}_{low}}$$

where

- R_{Tesr} = R_{dcr} + R_{trace}
- R_{dcr} is the dc resistance of the inductor.
- R_{trace} is the dc trace resistance (miscellaneous drop).
- R_{ds high} is the maximum R_{DS} of the high-side MOSFET.
- $R_{ds \ low}$ is the maximum R_{DS} of the low-side MOSFET.

8.3.6 PVIN vs Frequency

With VIN tied to PVIN, minimum off-time determines the output voltage that is achievable over frequency range. For $V_{IN} = PV_{IN}$ must be ≥ 3 V. For $V_{IN} = 3$ V, PV_{IN} can vary from 1.6 to 6.3 V as highlighted in *Electrical Characteristics*.

This is given by Equation 3.

$$PV_{\text{in}_{\min}}(f_{\text{SW}}) = \frac{V_{\text{O}} + I_{\text{O}}(R_{\text{ds}_{\text{O}}\text{onLS}} + R_{\text{misc}})}{1 - T_{\text{off}_{\min}} \bullet f_{\text{SW}}}$$

where

- R_{ds_onLS} = Low-side R_{ds-on}
- R_{misc} = Miscellaneous trace drops
- T_{off_min} = Minimum off time

(3)

(2)

Using this approach, the designer can calculate minimum PV_{IN} required for specific V_{OUT} as indicated in the example in Figure 17.



Feature Description (continued)




Figure 17. PV_{IN} vs Frequency

8.3.7 Safe Start-Up into Prebiased Outputs

The device is designed to prevent the low-side MOSFET from discharging a prebiased output. During monotonic prebiased startup, the low-side MOSFET is not allowed to sink current until the SS/TR pin voltage is higher than 1.4 V.

8.3.8 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.795-V voltage reference. The transconductance of the error amplifier is 1300 μ A/V during normal operation. The frequency compensation network is connected between the COMP pin and ground. Error amplifier dc gain is typically 39000 V/V with minimum value of 22000 V/V per design.

8.3.9 Slope Compensation

The device adds a compensating ramp to the switch current signal. This slope compensation prevents subharmonic oscillations. The available peak inductor current remains constant over the full duty cycle range. Minimum peak-to-peak inductor current should be greater than 1 A.

8.3.10 Enable and Adjust UVLO

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low Iq state. If an external Schottky diode is used from V_{IN} to boot, then a bleeder may be required <1 mA to ensure output is low when the unit is disabled by EN pin.

The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 50 mV typical.



Feature Description (continued)

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN in split-rail applications, then the EN pin can be configured as shown in Figure 18, Figure 19, and Figure 20. When using the external UVLO function, TI recommends to set the hysteresis to be >500 mV.

The EN pin has a small pullup current, Ip, which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by Ih after the EN pin crosses the enable threshold. Calculate the UVLO thresholds with Equation 4 and Equation 5.




Figure 18. Adjustable VIN UVLO






Figure 19. Adjustable PVIN UVLO, VIN ≥ 3 V









Feature Description (continued)

 $R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_p + I_h)}$

where

- I_h = 3 μA
- I_p = 3.2 μA
- V_{ENRISING} = 1.131 V
- V_{ENFALLING} = 1.09 V

(5)

(6)

8.3.11 Adjustable Switching Frequency and Synchronization (SYNC)

The switching frequency of the device supports three modes of operations. The modes of operation are set by the conditions on the RT and SYNC pins. At a high level, these modes can be described as master, internal oscillator, and external synchronization modes.

In master mode, the RT pin should be left floating; the internal oscillator is set to 500 kHz, and the SYNC pin is set as an output clock. The SYNC output is in phase with respect to the internal oscillator. SYNC out signal level is the same as V_{IN} level with 50% duty cycle. SYNC signal feeding the slave module—which is in phase with the master clock—gets internally inverted (180° out of phase with the master clock) internally in the slave module.

In internal oscillator mode, a resistor is connected between the RT pin and GND. The SYNC pin requires a 10k Ω resistor to GND for this mode to be effective. The switching frequency of the device is adjustable from 100 kHz to 1 MHz by placing a maximum of 510 k Ω and a minimum of 47 k Ω respectively. To determine the RT resistance for a given switching frequency, use Equation 6 or the curve in Figure 21. To reduce the solution size, the designer should set switching frequency as high as possible, but consider the tradeoffs of supply efficiency and minimum controllable on-time.

$$RT(F_{sw}) = 67009 \times F_{sw}^{-1.054}$$

where

- RT in kΩ
- F_{sw} in kHz




Figure 21. RT vs Switching Frequency

When operating the converter in internal oscillator mode (internal oscillator determines the switching frequency (500 kHz) default), the synchronous pin becomes the output and there is a phase inversion. When trying to parallel with another converter, the RT pin of the second (slave) converter must have its RT pin populated such that the converter frequency of the slave converter must be within $\pm 5\%$ of the master converter. This is required because the RT pin also sets the proper operation of slope compensation.

Copyright © 2016, Texas Instruments Incorporated



Feature Description (continued)

In external synchronization mode, a resistor is connected between the RT pin and GND. The Sync pin requires a toggling signal for this mode to be effective. The switching frequency of the device goes 1:1 with that of Sync pin. External system clock-user supplied sync clock signal determines the switching frequency. If no external clock signal is detected for 20 µs, then TPS50601-SP transitions to its internal clock, which is typically 500 kHz. An external synchronization using an inverter to obtain phase inversion is necessary. RT values of the master and slave converter must be within ±5% of the external synchronization frequency. This is necessary for proper slope compensation. A resistance in the RT pin is required for proper operation of the slope compensation circuit. To determine the RT resistance for a given switching frequency, use Equation 6 or the curve in Figure 21. To reduce the solution size, the designer should set switching frequency as high as possible, but consider the tradeoffs of supply efficiency and minimum controllable on-time.

These modes are described in Table 1.

	-		
RT PIN SYNC PIN		SWITCHING FREQUENCY	DESCRIPTION AND NOTES
Float	Generates an output signal	500 kHz	SYNC pin behaves as an output. SYNC output signal is 180° out of phase to the internal 500-kHz switching frequency.
47 to 495 kO register	10-kΩ resistor to AGND	100 kHz to 1 MHz	Internally generated switching frequency is based upon the resistor value present at the RT pin.
47- to 485-kΩ resistor to AGND	User-supplied sync clock or TPS50601-SP master device sync output	Internally synchronized to external clock	Set value of RT that corresponds to the externally supplied sync frequency.

Table 1. Switching Frequency, SYNC and RT Pin Usage Table

8.3.12 Slow Start (SS/TR)

The device uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow-start time. The device has an internal pullup current source of 5 mA that charges the external slow-start capacitor. Equation 7 shows the calculations for the slow-start time (Tss, 10% to 90%) and slow-start capacitor (Css). The voltage reference (Vref) is 0.795 V and the slow-start charge current (Iss) is 2.5 μ A.

$$t_{SS}$$
 (ms) = $\frac{Css (nF) \times Vref (V)}{Iss (\mu A)}$

(7)

When the input UVLO is triggered, the EN pin is pulled below 1.032 V, or a thermal shutdown event occurs the device stops switching and enters low current operation. At the subsequent power-up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft-start behavior.

8.3.13 Power Good (PWRGD)

The PWRGD pin is an open-drain output. When the VSENSE pin is between 94% and 106% of the internal voltage reference, the PWRGD pin pull-down is deasserted and the pin floats. TI recommends to use a pullup resistor between 10 to 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD is in a defined state when the VIN input voltage is greater than 1 V but has reduced current sinking capability. The PWRGD achieves full current sinking capability when the VIN input voltage is above 3 V.

The PWRGD pin is pulled low when VSENSE is lower than 91% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the input UVLO or thermal shutdown are asserted, the EN pin is pulled low or the SS/TR pin is below 1.4 V.

8.3.14 Bootstrap Voltage (BOOT) and Low Dropout Operation

The device has an integrated boot regulator, and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than VIN and BOOT-PH voltage is below regulation. The value of this ceramic capacitor should be 0.1 μ F. TI recommends a ceramic capacitor with an X7R- or X5R-grade dielectric with a voltage rating of 10 V or higher because of the stable characteristics over temperature and voltage.



To improve dropout, the device is designed to operate at a high duty cycle as long as the BOOT to PH pin voltage is greater than the BOOT-PH UVLO threshold, which is typically 2.1 V. When the voltage between BOOT and PH drops below the BOOT-PH UVLO threshold, the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged. In applications with split-input voltage rails, high duty cycle operation can be achieved as long as $(V_{IN} - PV_{IN}) > 4 V$.

Maximum switching frequency is also limited by minimum on-time (specified in *Electrical Characteristics*) as indicated by Equation 8. Switching frequency will be worst case at no load conditions.

$$Fsw = \frac{1}{T} = \frac{Vo + Rds_on \cdot (IO)}{VIN \cdot (Ton_max)}$$

(8)

8.3.15 Sequencing (SS/TR)

Many of the common power-supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins.

The sequential method is shown in Figure 22 using two TPS50601-SP devices. The power good of the first device is coupled to the EN pin of the second device, which enables the second power supply after the primary supply reaches regulation.




Figure 22. Sequential Start-Up Sequence

Figure 23 shows the method implementing ratiometric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow-start time, the pullup current source must be doubled in Equation 7.






Figure 23. Ratiometric Start-Up Sequence

Ratiometric and simultaneous power-supply sequencing can be implemented by connecting the resistor network of R1 and R2 (shown in Figure 24) to the output of the power supply that needs to be tracked or another voltage reference source. Using Equation 9 and Equation 10, the tracking resistors can be calculated to initiate the Vout2 slightly before, after, or at the same time as Vout1. Equation 11 is the voltage difference between Vout1 and Vout2.

To design a ratiometric start-up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in Equation 9 and Equation 10 for ΔV . Equation 11 results in a positive number for applications where the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved.

The ΔV variable is 0 V for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (Vssoffset, 29 mV) in the slow-start circuit and the offset created by the pullup current source (Iss, 2 μ A) and tracking resistors, the Vssoffset and Iss are included as variables in the equations.

To ensure proper operation of the device, the calculated R1 value from Equation 9 must be greater than the value calculated in Equation 12.

$R1 = \frac{Vout2 + \Delta V}{Vref} \times \frac{Vssoffset}{Iss}$	(9)
$R2 = \frac{Vref \times R1}{1}$	
Vout2 + ΔV – Vref	(10)
$\Delta V = Vout1 - Vout2$	(11)
$R1 > 2800 \times Vout1 - 180 \times \Delta V$	(12)






Figure 24. Ratiometric and Simultaneous Start-Up Sequence

8.3.16 Output Overvoltage Protection (OVP)

The device incorporates an output OVP circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off, preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

8.3.17 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side and low-side MOSFET.

8.3.17.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turn off of the highside MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference, the high-side switch is turned off.

8.3.17.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.



The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario, both MOSFETs are off until the start of the next cycle.

When the low-side MOSFET turns off, the switch node increases and forward biases the high-side MOSFET parallel diode (the high-side MOSFET is still off at this stage).

8.3.18 TPS50601-SP Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 165°C typically.

8.3.19 Turn-On Behavior

Minimum on-time specification determines the maximum operating frequency of the design. As the unit starts up and goes through its soft-start process, the required duty-cycle is less than the minimum controllable on-time. This can cause the converter to skip pulses. Thus, instantaneous output pulses can be higher or lower than the desired voltage. This behavior is only evident when operating at high frequency with high bandwidth. When the minimum on-pulse is greater than the minimum controllable on-time, the turn-on behavior is normal. When operating at low frequencies (100 kHz or less), the turn-on behavior does not exhibit any ringing at initial startup.

8.3.20 Small Signal Model for Loop Response

Figure 25 shows an equivalent model for the device control loop, which can be modeled in a circuit simulation program to check frequency response and transient responses. The error amplifier is a transconductance amplifier with a gm of 1300 μ A/V. The error amplifier can be modeled using an ideal voltage-controlled current source. The resistor, Roea (30 MΩ), and capacitor, Coea (20.7 pF), model the open-loop gain and frequency response of the error amplifier. The 1-mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c and c/b show the small signal responses of the power stage and frequency compensation respectively. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the R_L with a current source with the appropriate load-step amplitude and step rate in a time domain analysis.




Figure 25. Small Signal Model For Loop Response

8.3.21 Simple Small Signal Model for Peak Current Mode Control

Figure 26 is a simple small signal model that can be used to understand how to design the frequency compensation. The device power stage can be approximated to a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. Equation 13 shows the control to output transfer function, which consists of a dc gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 25) is the power stage transconductance (gm_{ps}), which is 18 A/V for the device. The dc gain of the power stage is the product of gm_{ps} and the load



resistance (R_L) as shown in Equation 14 with resistive loads. As the load current increases, the dc gain decreases. This variation with load may seem problematic at first glance, but fortunately, the dominant pole moves with load current (see Equation 15). The combined effect is highlighted by the dashed line in Figure 27. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions, which makes it easier to design the frequency compensation.




Figure 26. Simplified Small Signal Model for Peak Current Mode Control




Figure 27. Simplified Frequency Response for Peak Current Mode Control

$\frac{VOUT}{VC}$ = Adc ×	$\left(1 + \frac{s}{2\pi \times fz}\right)$	
VC	$\left(1+\frac{s}{2\pi \times fp}\right)$	(13)
$Adc = am \times R$		(10

$$fp = \frac{1}{C_0 \times R_L \times 2\pi}$$

$$fz = \frac{1}{C_0 \times R_L \times 2\pi}$$
(14)

$$fz = \frac{1}{C_{O} \times R_{ESR} \times 2\pi}$$

where

- gm_{ea} is the GM amplifier gain (1300 μ A/V).
- gm_{ps} is the power stage gain (18 A/V).
- R_L is the load resistance.
- C_o is the output capacitance.

ISTRUMENTS

XAS

(16)

• R_{ESR} is the equivalent series resistance of the output capacitor.

8.3.22 Small Signal Model for Frequency Compensation

VOUT

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits shown in Figure 28. In Type 2A, one additional high-frequency pole is added to attenuate high-frequency noise.

The following design guidelines are provided for advanced users who prefer to compensate using the general method. The step-by-step design procedure described in *Detailed Design Procedure* may also be used.

 $R1 \neq VSENSE$ Vref + gmea $R2 \neq gmea$ $R2 \neq gmea$ R2 = comp Type 2A Type 2B R2 = comp Type 2A Type 2B

Figure 28. Types of Frequency Compensation

The general design guidelines for device loop compensation are as follows:

- 1. Determine the crossover frequency f_{c} . A good starting point is one-tenth of the switching frequency, f_{SW} .
- 2. R3 can be determined by:

$$R3 = \frac{2\pi \times fc \times VOUT \times Co}{gm_{ea} \times Vref \times gm_{DS}}$$

where

- gm_{ea} is the GM amplifier gain (1300 μ A/V).
- gm_{ps} is the power stage gain (18 A/V).
- Vref is the reference voltage (0.795 V)

 $\int_{C_{O}} \left(f \mathsf{p} = \frac{1}{\mathsf{C}_{O} \times \mathsf{R}_{\mathsf{L}} \times 2\pi} \right) \, .$

Place a compensation zero at the dominant pole
 C1 can be determined by

$$C1 = \frac{R_{L} \times Co}{R3}$$
(18)

4. C2 is optional. It can be used to cancel the zero from the equivalent series resistance (ESR) of the output capacitor Co.

$$C2 = \frac{R_{ESR} \times Co}{R3}$$

NOTE

For PSpice models and WEBENCH design tool, see the *Tools* & *Software* tab.

- 1. PSpice average model (stability bode plot)
- 2. PSpice transient model (switching waveforms)
- 3. WEBENCH design tool www.ti.com/product/TPS50601-SP/toolssoftware

(19)

(17)



8.4 Device Functional Modes

8.4.1 Fixed-Frequency PWM Control

The device uses fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference which compares to the high-side power switch current. When the power switch current reaches the current reference generated by the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on.

8.4.2 Continuous Current Mode (CCM) Operation

As a synchronous buck converter, the device normally works in CCM under all load conditions.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS50601-SP device is a highly-integrated synchronous step-down DC-DC converter. The device is used to convert a higher DC-DC input voltage to a lower DC output voltage with a maximum output current of 6 A.

The TPS50601-SP user's guide is available on the TI website, SLVU499. The guide highlights standard EVM test results, schematic, and BOM for reference. (Basic design equations in following sections are provided for reference only)

9.2 Typical Application




Figure 29. Typical Application Schematic

9.2.1 Design Requirements

This example details the design of a high frequency switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the following known parameters:

DESIGN PARAMETER	EXAMPLE VALUE
Output voltage	3.3 V
Output current	6 A
Transient response 1-A load step	Δ Vout = 5%
Input voltage	5 V nominal, 4.5 to 6.3 V
Output voltage ripple	33 mV p-p
Start input voltage (rising Vin)	4.425V
Stop input voltage (falling Vin)	4.234V
Switching frequency	480 kHz

Table	2.	Desian	Parameters
	_		



9.2.2 Detailed Design Procedure

9.2.2.1 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which hurt the converter's efficiency and thermal performance. In this design, a moderate switching frequency of 480 kHz is selected to achieve both a small solution size and a high efficiency operation.

9.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use Equation 20. KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, KIND is normally from 0.1 to 0.4 for the majority of applications.

$$L1 = \frac{Vinmax - Vout}{Io \cdot Kind} \cdot \frac{Vout}{Vinmax \cdot f sw}$$
(20)

For this design example, use KIND = 0.1 and the inductor value is calculated to be 2.78 μ H. For this design, a nearest standard value was chosen: 3.3 μ H. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 22 and Equation 23.

$$Iripple = \frac{Vinmax - Vout}{L1} \cdot \frac{Vout}{Vinmax \cdot fsw}$$
(21)
$$ILrms = \sqrt{Io^{2} + \frac{1}{12} \cdot \left(\frac{V_{o} \cdot (Vinmax - Vo)}{Vinmax \cdot L1 \cdot fsw}\right)^{2}}$$
(22)

$$\mathsf{ILpeak} = \mathsf{lout} + \frac{\mathsf{Iripple}}{2} \tag{23}$$

For this design, the RMS inductor current is 6.02 A and the peak inductor current is 6.84 A. The chosen inductor is a Coilcraft MSS1048 series 3.3 μ H. It has a saturation current rating of 7.38 A and a RMS current rating of 7.22 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

9.2.2.3 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change

in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 24 shows the minimum output capacitance necessary to accomplish this.

$$\mathsf{Co} > \frac{2 \cdot \Delta \mathsf{lout}}{f \mathsf{sw} \cdot \Delta \mathsf{Vout}}$$

Where Δ lout is the change in output current, Fsw is the regulators switching frequency and Δ Vout is the allowable change in the output voltage. For this example, the transient load response is specified as a 5% change in Vout for a load step of 1A. For this example, Δ lout = 1.0 A and Δ Vout = 0.05 x 3.3 = 0.165 V. Using these numbers gives a minimum capacitance of 25 µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 25 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency, Vripple is the maximum allowable output voltage ripple, and Iripple is the inductor ripple current. In this case, the maximum output voltage ripple is 33mV. Under this requirement, Equation 25 yields 13.2 µF.

$$Co > \frac{1}{8 \cdot f sw} \cdot \frac{1}{\frac{Voripple}{Iripple}}$$
(25)

Equation 26 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 26 indicates the ESR should be less than 19.7 mΩ. In this case, the ceramic caps' ESR is much smaller than 19.7 m Ω .

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, a 47 μF 6.3V X5R ceramic capacitor with 3 mΩ of ESR is be used. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 27 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 27 yields 485mA.

$$Icorms = \frac{Vout \cdot (Vinmax - Vout)}{\sqrt{12} \cdot Vinmax \cdot L1 \cdot fsw}$$
(27)

9.2.2.4 Input Capacitor Selection

The TPS50601-SP requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μF of effective capacitance on the PVIN input voltage pins and 4.7 μF on the Vin input voltage pin. In some applications additional bulk capacitance may also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS50601-SP. The input ripple current can be calculated using Equation 28.


$$Icirms = Iout \cdot \sqrt{\frac{Vout}{Vinmin} \cdot \frac{(Vinmin - Vout)}{Vinmin}}$$
(28)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this example, one 10 µF and

XAS **ISTRUMENTS**

www.ti.com.cn

(24)



 $\Delta Vin = \frac{Ioutmax \cdot 0.25}{Ioutmax \cdot 0.25}$

9.2.2.5 Slow Start Capacitor Selection

The slow start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS50601-SP reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft start capacitor value can be calculated using Equation 30. For the example circuit, the soft start time is not too critical since the output capacitor value is 47 µF which does not require much current to charge to 3.3 V. The example circuit has the soft start time set to an arbitrary value of 3.5 ms which requires a 10-nF capacitor. In TPS50601-SP, Iss is 2.5 µA typical, and Vref is 0.795 V. $C5(nF) = \frac{Tss(ms) \times Iss(\mu A)}{Iss(\mu A)}$

Vref(V)

A 0.1-µF ceramic capacitor must be connected between the BOOT to PH pin for proper operation. TI recommends to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have a voltage rating of 10 V or higher.

9.2.2.7 Undervoltage Lockout (UVLO) Set Point

The UVLO can be adjusted using the external voltage divider network of R6a and R7a. R6a is connected between VIN and the EN pin of the TPS50601-SP and R7a is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above selected voltage (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below (UVLO stop or disable) voltage. Equation 4 and Equation 5 can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified the nearest standard resistor value for R6a is 10.0 k Ω and for R7a is 3.4 k Ω .

9.2.2.8 Output Voltage Feedback Resistor Selection

The resistor divider network R5 and R6 is used to set the output voltage. For the example design, 10 k Ω was selected for R6. Using Equation 31, R5 is calculated as 31.25 k Ω . The nearest standard 1% resistor is 31.6 k Ω .

$$R5 = \frac{Vref}{Vo - Vref} \times R6$$
(31)

9.2.2.8.1 Minimum Output Voltage

Due to the internal design of the TPS50601-SP, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.8 V. Above 0.8 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by Equation 32.



(29)



www.ti.com.cn

(30)

1

 $V_{OUT}min = Ontimemin \times fsmax (V_{IN}max + I_{OUT}min (R_{DS2}min - R_{DS1}min)) - I_{OUT}min (R_{L} + R_{DS2}min)$

where

- V_{OUT}min = Minimum achievable output voltage
- Ontimemin = Minimum controllable on-time (175 ns maximum)
- *f* smax = Maximum switching frequency including tolerance
- V_{IN}max = Maximum input voltage
- I_{OUT}min = Minimum load current
- R_{DS1} min = Minimum high-side MOSFET on-resistance (36-32 m Ω typical)
- R_{DS2}min = Minimum low-side MOSFET on-resistance (19 mΩ typical)
- R_L = Series resistance of output inductor

9.2.2.9 Compensation Component Selection

There are several industry techniques used to compensate DC-DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60° and 90°. The method presented here ignores the effects of the slope compensation that is internal to the TPS50601-SP. Since the slope compensation is ignored, the actual cross over frequency is usually lower than the cross over frequency used in the calculations. Use WEBENCH, Pspice model for simulation.

First, the modulator pole, fpmod, and the esr zero, fzmod must be calculated using Equation 33 and Equation 34. For Cout, use a derated value of 22.4 μ F. use Equation 35 and Equation 36 to estimate a starting point for the closed loop crossover frequency fco. Then the required compensation components may be derived. For this design example, fpmod is 12.9 kHz and fzmod is 2730 kHz. Equation 35 is the geometric mean of the modulator pole and the esr zero and Equation 36 is the geometric mean of the modulator pole and one half the switching frequency. Use a frequency near the lower of these two values as the intended crossover frequency fco. In this case Equation 35 yields 175 kHz and Equation 36 yields 55.7 kHz. The lower value is 55.7 kHz. A slightly higher frequency of 60.5 kHz is chosen as the intended crossover frequency.

$$f pmod = \frac{lout}{2 \cdot \pi \cdot Vout \cdot Cout}$$

$$f zmod = \frac{1}{2 \cdot \pi \cdot RESR \cdot Cout}$$

$$f co = \sqrt{f pmod \cdot f zmod}$$
(35)

$$f \operatorname{co} = \sqrt{f \operatorname{pmod} \cdot \frac{f \operatorname{sw}}{2}}$$
(36)

Now the compensation components can be calculated. First calculate the value for R2 which sets the gain of the compensated network at the crossover frequency. Use Equation 37 to determine the value of R2.

$$R2 = \frac{2\pi \cdot fc \cdot Vout \cdot Cout}{gm_{ea} \cdot Vref \cdot gm_{ps}}$$
(37)

Next calculate the value of C3. Together with R2, C3 places a compensation zero at the modulator pole frequency. Equation 38 to determine the value of C3.

$$C3 = \frac{Vout \cdot Cout}{Iout \cdot R2}$$
(38)

Using Equation 37 and Equation 38 the standard values for R2 and C3 are 1.69 k Ω and 8200 pF.

An additional high frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R2 and C3. The pole frequency is given by Equation 39. This pole is not used in this design.


$$f\mathbf{p} = \frac{1}{2 \cdot \pi \cdot \mathbf{R} 2 \cdot \mathbf{C} \mathbf{p}}$$
(39)



(32)



9.2.3 Application Curve



NOTE: Per EVM - for additional details see the User's Guide, SLVU499

Figure 30. Typical Switching Waveform for 100-kHz Switching Operation



10 Power Supply Recommendations

The TPS50601-SP is designed to operate from an input voltage supply range between 3.0V and 6.3V. This supply voltage must be well regulated. Power supplies must be well bypassed for proper electrical performance. This includes a minimum of one 4.7 µF (after de-rating) ceramic capacitor, type X5R or better from PVIN to GND, and from VIN to GND. Additional local ceramic bypass capacitance may be required in systems with small input ripple specifications, in addition to bulk capacitance if the TPS50601-SP device is located more than a few inches away from its input power supply. In systems with an auxiliary power rail available, the power stage input, PVIN, and the analog power input, VIN, may operate from separate input supplies. See *Layout Example* (layout recommendation) for recommended bypass capacitor placement.

11 Layout

11.1 Layout Guidelines

- Layout is a critical portion of good power supply design. See Layout Example for a PCB layout example.
- The top layer contains the main power traces for VIN, VOUT, and VPHASE. Also on the top layer are connections for the remaining pins of the TPS50601-SP and a large top side area filled with ground.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS50601-SP device to provide a thermal path from the exposed thermal pad land to ground
- The GND pin should be tied directly to the power pad under the IC and the power pad.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance.
- To help eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric.
- Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections.
- The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric.
- Make sure to connect this capacitor to the quite analog ground trace rather than the power ground trace of the PVIn bypass capacitor.
- Since the PH connection is the switching node, the output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor.
- Try to minimize this conductor length while maintaining adequate width.
- The small signal components should be grounded to the analog ground path as shown.
- The RT pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.
- It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.
- Land pattern and stencil information is provided in the data sheet addendum.



11.2 Layout Example




Figure 31. PCB Layout Example

TEXAS INSTRUMENTS

www.ti.com.cn

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下:

《TPS50601SP EVM、6A/12A、SWIFT™ 稳压器评估模块》, SLVU499

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

- TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
- **Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

SWIFT, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本,请查阅左侧的导航栏。

13.1 器件命名规则

KGD 已知的合格芯片

RHA 太空系统的抗辐射加固保障

5962R10221 与 TPS50601-SP 相同的器件,以标准微电路图 (SMD) 显示

TPS50601-SP 与 5962R10221 相同的器件,以 TI 封装图显示

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用 此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明 示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法 律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障 及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而 对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-1022101VSC	ACTIVE	CFP	НКН	20	1	TBD	AU	N / A for Pkg Type	-55 to 125	5962-1022101VS C TPS50601MHKHV	Samples
5962R1022101V9A	ACTIVE	XCEPT	KGD	0	25	TBD	Call TI	N / A for Pkg Type	-55 to 125		Samples
5962R1022101VSC	ACTIVE	CFP	НКН	20	1	TBD	AU	N / A for Pkg Type	-55 to 125	5962R1022101VS C TPS50601-RHA	Samples
TPS50601HKH/EM	ACTIVE	CFP	НКН	20	1	TBD	AU	N / A for Pkg Type	25 Only	TPS50601HKH/EM EVAL ONLY	Samples
TPS50601MHKHV	ACTIVE	CFP	НКН	20	1	TBD	AU	N / A for Pkg Type	-55 to 125	5962-1022101VS C TPS50601MHKHV	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

25-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS50601-SP :


• Catalog: TPS50601-DIE

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

HKH (R-CDFP-F20)

CERAMIC DUAL FLATPACK



- This drawing is subject to change without notice. Β.
 - This package can be hermetically sealed with a metal lid. C.

 - D. The terminals will be gold plated.E. Falls within MIL STD 1835 CDFP3-F20.



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且 应全权 负责并确保 应用的安全性,及设计人员的 应用 (包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计 人员就自己设计的 应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1)预见故障的危险后果,(2)监视故障及其后 果,以及 (3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何 应用前,将彻底测试该等 应用 和 该等应用中所用 TI 产品的 功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资 源"),旨在帮助设计人员开发整合了 TI 产品的 应用,如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、 访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时,才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或 其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限 于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务 的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权 的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡 发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或 与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关 的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔 偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的 应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将 任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是 指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设 备)。此类设备包括但不限于,美国食品药品监督管理局认定为 Ⅲ 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的 所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的 应用选择适合的产品,并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。 设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司