

#### SNOSAH3A - FEBRUARY 2005-REVISED MARCH 2013

## LM148QML Quad 741 Op Amps

Check for Samples: LM148QML

### **FEATURES**

- 741 Op Amp Operating Characteristics
- Class AB Output Stage—No Crossover Distortion
- Pin Compatible with the LM124
- **Overload Protection for Inputs and Outputs**
- Low Supply Current Drain: 0.6 mA/Amplifier
- Low Input Offset Voltage: 1 mV
- Low Input Offset Current: 4 nA
- Low Input Bias Current 30 nA

**Connection Diagram** 

- High Degree of Isolation between Amplifiers: 120 dB
- Gain Bandwidth Product (Unity Gain): 1.0 MHz

### DESCRIPTION

The LM148 is a true quad LM741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar LM741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single LM741 type op amp. Other features include input offset currents and input bias current which are much less than those of a standard LM741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

The LM148 can be used anywhere multiple LM741 or LM1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required.




Figure 1. Top View See Package Number J0014A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNOSAH3A – FEBRUARY 2005–REVISED MARCH 2013



www.ti.com





Figure 2. Top View See Package Number NAJ0020A

### **Schematic Diagram**



#### \* 1 pF in the LM149



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



SNOSAH3A - FEBRUARY 2005 - REVISED MARCH 2013

www.ti.com

#### Absolute Maximum Ratings<sup>(1)</sup>

-				
Supply Voltage				
Differential Input Voltage				
Output Short Circuit Duration <sup>(2)</sup>				
Power Dissipation (P <sub>d</sub> at 25°C) <sup>(3)</sup>				
θ <sub>JA</sub>	CDIP (Still Air)	103°C/W		
	CDIP (500LF/ Min Air flow)	52°C/W		
	LCCC (Still Air)	90°C/W		
	LCCC (500LF/ Min Air flow)	66°C/W		
θ <sub>JC</sub>	CDIP	19°C/W		
	LCCC	21°C/W		
Maximum Junction Temperature (T <sub>iMAX</sub> )				
		−55°C ≤ T <sub>A</sub> ≤ +125°C		
Storage Temperature Range				
Lead Temperature (Soldering, 10 sec.) Ceramic				
ESD tolerance <sup>(4)</sup>				
	θ <sub>JC</sub>	CDIP (500LF/ Min Air flow)    LCCC (Still Air)    LCCC (500LF/ Min Air flow)    θ <sub>JC</sub> CDIP    LCCC		

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

(3) The maximum power dissipation for these devices must be derated at elevated temperatures and is dicated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is less.

(4) Human body model,  $1.5 \text{ k}\Omega$  in series with 100 pF

#### **Quality Conformance Inspection**

MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp(°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

SNOSAH3A - FEBRUARY 2005-REVISED MARCH 2013



www.ti.com

### **Electrical Characteristics**

DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)  $V_{CC}$  = ±15V,  $R_S$  = 0 $\Omega$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups	
V <sub>IO</sub>	Input Offset Voltage	$V_{CM} = 0V, R_S = 50 \Omega$		-5	+5	mV	1	
				-6	+6	mV	2,3	
I <sub>IO</sub>	Input Offset Current	$V_{CM} = 0V$		-25	+25	nA	1	
				-75	+75	nA	2,3	
±l <sub>IB</sub>	Input Bias Current	$V_{CM} = 0V$		1	100	nA	1	
				1	325	nA	2,3	
R <sub>in</sub>	Input Resistance		See <sup>(1)</sup>	0.8		MΩ	1	
PSRR+	Power Supply Rejection Ratio	+V <sub>CC</sub> = +15V and +5V, -V <sub>CC</sub> = -15V, R <sub>S</sub> = 50 $\Omega$		77		dB	1, 2, 3	
PSRR-	Power Supply Rejection Ratio	+V <sub>CC</sub> = +15V, -V <sub>CC</sub> = -15V and -5V, R <sub>S</sub> = 50 $\Omega$		77		dB	1, 2, 3	
CMRR	Common Mode Rejection Ratio	$+V_{CM} = \pm 12V, R_{S} = 50\Omega$		70		dB	1, 2, 3	
I <sub>OS</sub> +	Short Circuit Current			-55	-14	mA	1	
I <sub>OS</sub> -	Short Circuit Current			14	55	mA	1	
I <sub>CC</sub>	Power Supply Current			0.4	3.6	mA	1	
				0.4	4.5	mA	2, 3	
A <sub>VS</sub> +	Large Signal Voltage Gain	$V_{OUT} = 0V$ to +10V, $R_L > 2 k\Omega$		50		V/mV	4	
				25		V/mV	5, 6	
A <sub>VS</sub> -	Large Signal Voltage Gain	$V_{OUT} = 0V$ to $-10V$ , $R_L > 2 k\Omega$		50		V/mV	4	
				25		V/mV	5, 6	
V <sub>out</sub> +	Output Voltage Swing	R <sub>L</sub> = 10 kΩ		+12		V	4, 5, 6	
		$R_L = 2k\Omega$		+10		V	4, 5, 6	
V <sub>out</sub> -	Output Voltage Swing	$R_L = 10 k\Omega$			-12	V	4, 5, 6	
		$R_L = 2k\Omega$			-10	V	4, 5, 6	

(1) Parameter specified, Not Tested.

## **Electrical Characteristics**

AC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)


 $V_{CC} = \pm 15V, A_V = 1, R_S = 0\Omega$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
±SR	Slew Rate			0.2		V/µs	7, 8A, 8B
G <sub>BW</sub>	Gain Bandwidth Product			0.4	1.4	MHz	7, 8A, 8B



SNOSAH3A - FEBRUARY 2005 - REVISED MARCH 2013

## **Cross Talk Test Circuit**




**EXAS NSTRUMENTS** 

30


1M

www.ti.com





SNOSAH3A - FEBRUARY 2005 - REVISED MARCH 2013



## LM148QML

### SNOSAH3A - FEBRUARY 2005-REVISED MARCH 2013


ÈXAS **ISTRUMENTS** 

MEAN NOISE

(pA/

म

www.ti.com



Copyright © 2005–2013, Texas Instruments Incorporated



SNOSAH3A – FEBRUARY 2005 – REVISED MARCH 2013

### **APPLICATION HINTS**

The LM148 series are quad low power LM741 op amps. In the proliferation of quad op amps, these are the first to offer the convenience of familiar, easy to use operating characteristics of the LM741 op amp. In those applications where LM741 op amps have been employed, the LM148 series op amps can be employed directly with no change in circuit performance.

The package pin-outs are such that the inverting input of each amplifier is adjacent to its output. In addition, the amplifier outputs are located in the corners of the package which simplifies PC board layout and minimizes package related capacitive coupling between amplifiers.

The input characteristics of these amplifiers allow differential input voltages which can exceed the supply voltages. In addition, if either of the input voltages is within the operating common-mode range, the phase of the output remains correct. If the negative limit of the operating common-mode range is exceeded at both inputs, the output voltage will be positive. For input voltages which greatly exceed the maximum supply voltages, either differentially or common-mode, resistors should be placed in series with the inputs to limit the current.

Like the LM741, these amplifiers can easily drive a 100 pF capacitive load throughout the entire dynamic output voltage and current range. However, if very large capacitive loads must be driven by a non-inverting unity gain amplifier, a resistor should be placed between the output (and feedback connection) and the capacitance to reduce the phase shift resulting from the capacitive loading.


The output current of each amplifier in the package is limited. Short circuits from an output to either ground or the power supplies will not destroy the unit. However, if multiple output shorts occur simultaneously, the time duration should be short to prevent the unit from being destroyed as a result of excessive power dissipation in the IC chip.

As with most amplifiers, care should be taken lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole which capacitance from the input to ground creates.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.



#### Typical Applications—LM148




$$f = \frac{1}{2\pi R1C1} \times \sqrt{K}, K = \frac{R4R5}{R3} \left(\frac{1}{r_{DS}} + \frac{1}{R4} + \frac{1}{R5}\right), \quad r_{DS} \approx \frac{R_{ON}}{\left(1 - \frac{V_{GS}}{V_P}\right)^{1/2}}$$

 $f_{MAX} = 5 \text{ kHz}, \text{ THD} \le 0.03\%$ 

R1 = 100k pot. C1 =  $0.0047 \ \mu$ F, C2 =  $0.01 \ \mu$ F, C3 =  $0.1 \ \mu$ F, R2 = R6 = R7 = 1M, R3 = 5.1k, R4 =  $12\Omega$ , R5 =  $240\Omega$ , Q = NS5102, D1 = 1N914, D2 = 3.6V avalanche diode (ex. LM103), V<sub>S</sub> =  $\pm 15$ V A simpler version with some distortion degradation at high frequencies can be made by using A1 as a simple inverting

A simpler version with some distortion degradation at high frequencies can be made by using A1 as a simple inverting amplifier, and by putting back to back zeners in the feedback loop of A3.






 $V_S = \pm 15V$ R = R2, trim R2 to boost CMRR





SNOSAH3A - FEBRUARY 2005 - REVISED MARCH 2013






Adjust R for minimum drift D3 low leakage diode D1 added to improve speed  $V_S = \pm 15V$ 



SNOSAH3A – FEBRUARY 2005–REVISED MARCH 2013

www.ti.com




Tune Q through R0, For predictable results:  $f_O Q \le 4 \times 10^4$  Use Band Pass output to tune for Q

$$\begin{split} &\frac{V_{(s)}}{V_{\text{IN}(s)}} = \frac{N_{(s)}}{D_{(s)}}, \ D(s) = S^2 + \frac{S\omega_0}{Q} + \omega_0^2 \\ &N_{\text{HP}(s)} = S^2 \,H_{\text{OHP}}, \ N_{\text{BP}(s)} = \frac{-s\omega_0 \,H_{\text{OBP}}}{Q} \quad N_{\text{LP}} = \omega_0^2 \,H_{\text{OLP}}. \\ &f_0 = \frac{1}{2\pi} \,\sqrt{\frac{\text{R6}}{\text{R5}}} \,\sqrt{\frac{1}{1112}}, \ t_i = \text{R}_i\text{C}_i, \ Q = \left(\frac{1 + \text{R4}|\text{R3} + \text{R4}|\text{R0}}{1 + \text{R6}|\text{R5}}\right) \left(\frac{\text{R6}}{\text{R5}} \frac{t_1}{t_2}\right)^{1/2} \\ &f_{\text{NOTCH}} = \frac{1}{2\pi} \left(\frac{\text{R}_{\text{H}}}{\text{R}_{\text{L}} \,t_1 \,t_2}\right)^{1/2}, \ H_{\text{OHP}} = \frac{1 + \text{R6}|\text{R5}}{1 + \text{R3}|\text{R0} + \text{R3}|\text{R4}}, \\ &H_{\text{OLP}} = \frac{1 + \text{R5}|\text{R6}}{1 + \text{R3}|\text{R0} + \text{R3}|\text{R4}} \end{split}$$


### Figure 24. Universal State-Variable Filter




SNOSAH3A – FEBRUARY 2005 – REVISED MARCH 2013



Use general equations, and tune each section separately  $Q_{1stSECTION}$  = 0.541,  $Q_{2ndSECTION}$  = 1.306 The response should have 0 dB peaking






#### Figure 26.

Ex:  $f_{NOTCH} = 3 \text{ kHz}$ , Q = 5, R1 = 270k, R2 = R3 = 20k, R4 = 27k, R5 = 20k, R6 = R8 = 10k, R7 = 100k, C1 = C2 = 0.001  $\mu$ F

Better noise performance than the state-space approach.

#### Figure 27. A 3 Amplifier Bi-Quad Notch Filter





 $\begin{array}{l} R1C1 = R2C2 = t \\ R'1C'1 = R'2C'2 = t' \\ f_C = 1 \ \text{kHz}, \ f_S = 2 \ \text{kHz}, \ f_p = 0.543, \ f_Z = 2.14, \ Q = 0.841, \ f'_P = 0.987, \ f'_Z = 4.92, \ Q' = 4.403, \ \text{normalized to ripple BW} \end{array}$ 

 $f = \frac{1}{2\pi R 1C1} \times \sqrt{K}, K = \frac{R4R5}{R3} \left(\frac{1}{r_{DS}} + \frac{1}{R4} + \frac{1}{R5}\right), \quad r_{DS} \approx \frac{R_{ON}}{\left(1 - \frac{V_{GS}}{V_P}\right)^{1/_2}}$ 

Use the BP outputs to tune Q, Q', tune the 2 sections separately R1 = R2 = 92.6k, R3 = R4 = R5 = 100k, R6 = 10k, R0 = 107.8k, R<sub>L</sub> = 100k, R<sub>H</sub> = 155.1k, R'1 = R'2 = 50.9k, R'4 = R'5 = 100k, R'6 = 10k, R'0 = 5.78k, R'<sub>L</sub> = 100k, R'<sub>H</sub> = 248.12k, R'f = 100k. All capacitors are 0.001  $\mu$ F.






Figure 29. Lowpass Response




LM148QML


www.ti.com

SNOSAH3A-FEBRUARY 2005-REVISED MARCH 2013

### **Typical Simulation**



For more details, see IEEE Journal of Solid-State Circuits, Vol. SC-9, No. 6, December 1974  $_{o1} = 112I_S = 8 \times 10^{-16}$ 






Figure 30. LM148, LM741 Macromodel for Computer Simulation

SNOSAH3A – FEBRUARY 2005–REVISED MARCH 2013



www.ti.com

## **REVISION HISTORY SECTION**

Date Released	Revision	Section	Originator	Changes
02/08/05	A	New Release, Corporate format	L. Lytle	1 MDS data sheet converted into one Corp. data sheet format. MNLM148-X, Rev. 2A2. MDS data sheet will be archived.
03/20/13	A	All		Changed layout of National Data Sheet to TI format



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM148 MD8	ACTIVE	DIESALE	Y	0	100	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM148 MW8	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM148J/883	ACTIVE	CDIP	J	14	25	TBD	Call TI	Call TI	-55 to 125	LM148J/883 Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



26-Jul-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated