

LM111QML

www.ti.com

### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

## LM111QML Voltage Comparator

Check for Samples: LM111QML

### **FEATURES**


- Available with radiation ensured
  - High Dose Rate 50 krad(Si)
  - Low Dose and ELDRS Free 100 krad(Si)
- **Operates from single 5V supply**
- Input current: 200 nA max. over temperature
- Offset current: 20 nA max. over temperature
- Differential input voltage range: ±30V
- Power consumption: 135 mW at ±15V
- Power supply voltage, single 5V to ±15V
- Offset voltage null capability
- Strobe capability

### DESCRIPTION

The LM111 is a voltage comparator that has input currents nearly a thousand times lower than devices such as the LM106 or LM710. It is also designed to operate over a wider range of supply voltages: from standard ±15V op amp supplies down to the single 5V supply used for IC logic. The output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, it can drive lamps or relays, switching voltages up to 50V at currents as high as 50 mA.

Both the inputs and the output of the LM111 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the LM106 and LM710 (200 ns response time vs 40 ns) the device is also much less prone to spurious oscillations. The LM111 has the same pin configuration as the LM106 and LM710.

### **Connection Diagrams**



Note: Pin 4 connected to case

Figure 1. Top View Package Number LMC0008C




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

# LM111QML




www.ti.com

### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013



### Figure 2. Top View Package Number NAB008A






Figure 3. Top View Package Number J0014A




Figure 4. Top View Package Number NAC0010A, NAD0010A

Figure 5. Top View Package Number NAJ0020A




LM111QML

SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

# Schematic Diagram

www.ti.com



Pin connections shown on schematic diagram are for LMC0008C package.

### Figure 6.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



### Absolute Maximum Ratings (1)

<u> </u>	
Positive Supply Voltage	+30.0V
Negative Supply Voltage	-30.0V
Total Supply Voltage	36V
Output to Negative Supply Voltage	50V
GND to Negative Supply Voltage	30V
Differential Input Voltage	±30V
Sink Current	50mA
Input Voltage <sup>(2)</sup>	±15V
Power Dissipation <sup>(3)</sup>	
8 LD CDIP	400mW at 25°C
8 LD TO-99	330mW at 25°C
10 LD CLGA	330mW at 25°C
10 LD CLGA	330mW at 25°C
20 LD LCCC	500mW at 25°C
Output Short Circuit Duration	10 seconds
Maximum Strobe Current	10mA
Operating Temperature Range	-55°C ≤ T <sub>A</sub> ≤ 125°C
Thermal Resistance	
θ <sub>JA</sub>	
8 LD CDIP (Still Air at 0.5W)	134°C/W
8 LD CDIP (500LF/Min Air flow at 0.5W)	76°C/W
8 LD TO-99 (Still Air at 0.5W)	162°C/W
8 LD TO-99 (500LF/Min Air flow at 0.5W)	92°C/W
10 LD CLGA (Still Air at 0.5W)	231°C/W
10 LD CLGA (500LF/Min Air flow at 0.5W)	153°C/W
10 LD CLGA (Still Air at 0.5W)	231°C/W
10 LD CLGA (500LF/Min Air flow at 0.5W)	153°C/W
14 LD CDIP(Still Air at 0.5W)	97°C/W
14 LD CDIP (500LF/Min Air flow at 0.5W)	65°C/W
20 LD LCCC (Still Air at 0.5W)	90°C/W
20 LD LCCC (500LF/Min Air flow at 0.5W)	65°C/W
θ <sub>JC</sub>	
8 LD CDIP	21°C/W
8 LD TO-99	50°C/W
10 LD CLGA	24°C/W
10 LD CLGA	24°C/W
14 LD CDIP	20°C/W
20 LD LCCC	21°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specifications and test conditions, see the Electrical Characteristics tables. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) This rating applies for ±15V supplies. The positive input voltage limits is 30 V above the negative supply. The negative input voltage limits is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub> (maximum junction temperature), θ<sub>JA</sub> (package junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>Dmax</sub> = (T<sub>Jmax</sub> - T<sub>A</sub>)/θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, whichever is lower.



### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

## Absolute Maximum Ratings <sup>(1)</sup> (continued)

Storage Temperature Range	-65°C ≤ T <sub>A</sub> ≤ 150°C
Maximum Junction Temperature	175°C
Lead Temperature (Soldering, 60 seconds)	300°C
Voltage at Strobe Pin	V <sup>+</sup> = -5V
Package Weight (Typical)	
8 LD TO-99	965mg
8 LD CDIP	1100mg
10 LD CLGA	250mg
10 LD CLGA	225mg
14 LD CDIP	TBD
20 LD LCCC	TBD
ESD Rating <sup>(4)</sup>	300V

(4) Human body model,  $1.5 \text{ k}\Omega$  in series with 100 pF.

### **Recommended Operating Conditions**

Supply Voltage	$V_{CC} = \pm 15 V_{DC}$
Operating Temperature Range	-55°C ≤ T <sub>A</sub> ≤ 125°C

### **Quality Conformance Inspection**

### Table 1. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temperature (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

## LM111/883 Electrical Characteristics DC Parameters<sup>(1)</sup>

The following conditions apply, unless otherwise specified.  $V_{56} = 0$ ,  $R_S = 0 \Omega$ ,  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ ,  $V_O = 1.4V$  WRT  $-V_{CC}$ The pin assignments are based on the 8 pin package configuration.<sup>(2)</sup>

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>IO</sub>	Input Offset Current	$V_{CM}$ = 13.5V, $R_S$ = 50K $\Omega$		-10	10	nA	1
				-20	20	nA	2, 3
		$V_{CM}$ = 13.5V, $V_{85}$ = $V_{86}$ = 0V, $R_{S}$ = 50K $\Omega$	(2)	-30	30	nA	1
		$V_{CM}$ = -14.5V, $R_{S}$ = 50K $\Omega$		-10	10	nA	1
				-20	20	nA	2, 3
			(2)	-30	30	nA	1
		$R_{S} = 50K\Omega$		-10	10	nA	1
				-20	20	nA	2, 3
		$V_{85} = V_{86} = 0V, R_S = 50K\Omega$	(2)	-30	30	nA	1
IB	Input Bias Current	$V_{CM}$ = 13.5V, $R_S$ = 50K $\Omega$			100	nA	1
					150	nA	2, 3
		$V_{CM}$ = -14.5V, $R_S$ = 50K $\Omega$			100	nA	1
					150	nA	2, 3
		R <sub>S</sub> = 50KΩ			100	nA	1
					150	nA	2, 3
OL	Output Leakage Current	t Leakage Current $V_{CC} = \pm 18V, I_5 + I_6 = 5mA, V_0 = 35V WRT - V_{CC}$	(2)		10	nA	1
			(2)		500	nA	2, 3
GL	Ground Leakage Current	$V_{CC} = \pm 18V, I_5 + I_6 = 5mA,$	(2)		25	nA	1
		$V_0 = 50V WRT - V_{CC}$	(2)		500	nA	2
V <sub>Sat</sub>	Saturation Voltage	$V_{I} = -5mV, I_{7} = 50mA$	(2)		1.5	V	1, 2, 3
		$V_{I} = -6mV, I_{7} = 8mA$	(2)		0.4	V	1, 2, 3
Icc	Negative Supply Current				5.0	mA	1, 2
					15	mA	3
+I <sub>CC</sub>	Positive Supply Current				6.0	mA	1, 2
					15	mA	3
L1	Input Leakage Current	$V_{CC} = \pm 18V, V_{28} = 1V,$	(2)		10	nA	1
		$V_{38} = 30V, I_5 + I_6 = 5mA$ $V_0 = 50V WRT - V_{CC}$	(2)		30	nA	2
L2	Input Leakage Current	$V_{CC} = \pm 18V, V_{38} = 1V,$	(2)		10	nA	1
L <u>c</u>		$V_{28} = 30V, I_5 + I_6 = 5mA$ $V_0 = 50V WRT - V_{CC}$	(2)		30	nA	2
√ <sub>O</sub> St	Collector Output Voltage (Strobe)			14		V	1
		I <sub>St</sub> = 3mA	1	14		V	1

(1) Calculated parameter.

(2) Pin names based on an 8 pin package configuration. When using higher pin count packages then: Pin 2 & 3 are Inputs, Pin 5 is Balance, Pin 6 is Balance /Strobe, Pin 7 is Output, and Pin 8 is V<sup>+</sup>. For example: V<sub>56</sub> is the Voltage between the Balance and Balance / Strobe pins.



www.ti.com

## LM111/883 Electrical Characteristics DC Parameters<sup>(1)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{56} = 0$ ,  $R_S = 0 \Omega$ ,  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ ,  $V_O = 1.4V$  WRT  $-V_{CC}$  The pin assignments are based on the 8 pin package configuration.<sup>(2)</sup>

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	V <sub>CM</sub> = 13.5V		-3.0	3.0	mV	1
				-4.0	4.0	mV	2, 3
		V <sub>CM</sub> = 13.5V, V <sub>85</sub> = V <sub>86</sub> = 0V	(2)	-3.0	3.0	mV	1
		V <sub>CM</sub> = -14.5V		-3.0	3.0	mV	1
				-4.0	4.0	mV	2, 3
		V <sub>CM</sub> = -14.5V, V <sub>85</sub> = V <sub>86</sub> = 0V	(2)	-3.0	3.0	mV	1
				-3.0	3.0	mV	1
				-4.0	4.0	mV	2, 3
		$V_{85} = V_{86} = 0V$	(2)	-3.0	3.0	mV	1
		$V_{O} = 0.4V, +V_{CC} = 4.5V,$		-5.0	5.0	mV	1
		$-V_{CC} = 0V, V_{CM} = 3V$		-6.0	6.0	mV	2, 3
		$V_{O} = 4.5V, +V_{CC} = 4.5V,$		-3.0	3.0	mV	1
		$-V_{CC} = 0V, V_{CM} = 3V$		-4.0	4.0	mV	2, 3
		$V_{O} = 0.4V, +V_{CC} = 4.5V,$		-5.0	5.0	mV	1
		$-V_{CC} = 0V, V_{CM} = 0.5V$		-6.0	6.0	mV	2, 3
		$V_{O} = 4.5V, +V_{CC} = 4.5V,$		-3.0	3.0	mV	1
		$-V_{CC} = 0V, V_{CM} = 0.5V$		-4.0	4.0	mV	2, 3
A <sub>VS</sub>	Large Signal Gain	$-12V \le V_0 \le 35V, R_L = 1K\Omega$	(3)	40		V/mV	4
			(3)	30		V/mV	5, 6

(3) Datalog reading in K=V/mV.

### LM111/883 Electrical Characteristics AC Parameters<sup>(1)</sup>

The following conditions apply, unless otherwise specified.  $V_{56} = 0$ ,  $R_S = 0 \Omega$ ,  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ ,  $V_O = 1.4V$  WRT  $-V_{CC}$  The pin assignments are based on the 8 pin package configuration. <sup>(2)</sup>

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
tR	Response Time				400	nS	7

(1) Calculated parameter.

(2) Pin names based on an 8 pin package configuration. When using higher pin count packages then: Pin 2 & 3 are Inputs, Pin 5 is Balance, Pin 6 is Balance /Strobe, Pin 7 is Output, and Pin 8 is V<sup>+</sup>. For example: V<sub>56</sub> is the Voltage between the Balance and Balance / Strobe pins.

### LM111-SMD Electrical Characteristics SMD 5962-8687701 DC Parameters<sup>(1)</sup>

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$		-3.0	+3.0	mV	1
				-4.0	+4.0	mV	2, 3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = -14.5V, \\ R_{S} = 50\Omega$		-4.0	+4.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = +13V, \\ R_{S} = 50\Omega$		-4.0	+4.0	mV	2, 3
		$+V_{CC} = +2.5V, -V_{CC} = -2.5V,$		-3.0	+3.0	mV	1
	$V_1 = 0V,$ $R_S = 50\Omega$		-4.0	+4.0	mV	2, 3	

(1) Calculated parameter.

www.ti.com

STRUMENTS

**EXAS** 

## LM111-SMD Electrical Characteristics SMD 5962-8687701 DC Parameters<sup>(1)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub> R	Raised Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$	(2)	-3.0	+3.0	mV	1
				-4.5	+4.5	mV	2, 3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$	(2)	-3	+3	mV	1
			(-)	-4.5	+4.5	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V,$	(2)	-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = +13V, R_{S} = 50\Omega$		-4.5	+4.5	mV	2, 3
Ю	Input Offset Current	t Offset Current $V_I = 0V, R_S = 50K\Omega$		-10	+10	nA	1, 2
				-20	+20	nA	3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-10	+10	nA	1, 2
		$V_{I} = 0V, V_{CM} = -14.5V,$ $R_{S} = 50K\Omega$		-20	+20	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-10	+10	nA	1, 2
		$V_I = 0V, V_{CM} = +13V,$ $R_S = 50K\Omega$		-20	+20	nA	3
I <sub>IO</sub> R	Raised Input Offset Current	$V_{\rm I} = 0V, R_{\rm S} = 50K\Omega$	(2)	-25	+25	nA	1, 2
			(2)	-50	+50	nA	3
±l <sub>IB</sub>	Input Bias Current	$V_I = 0V, R_S = 50K\Omega$		-100	0.1	nA	1, 2
				-150	0.1	nA	3
		$\begin{array}{l} +V_{CC}=29.5V, \ -V_{CC}=-0.5V, \\ V_{I}=0V, \ V_{CM}=-14.5V, \\ R_{S}=50K\Omega \end{array}$		-150	0.1	nA	1, 2
				-200	0.1	nA	3
		$\begin{array}{l} +V_{CC}=2V, \ -V_{CC}=-28V, \\ V_{I}=0V, \ V_{CM}=+13V, \\ R_{S}=50K\Omega \end{array}$		-150	0.1	nA	1, 2
				-200	0.1	nA	3
V <sub>O</sub> St	Collector Output Voltage (Strobe)	+V <sub>I</sub> = Gnd, -V <sub>I</sub> = 15V, I <sub>St</sub> = -3mA, R <sub>S</sub> = 50 $\Omega$		(3)(4) 14		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} -28V \leq -V_{CC} \leq -0.5V,  R_S = 50\Omega,  2V \\ \leq +V_{CC} \leq 29.5V,  R_S = 50\Omega,  -14.5V \\ \leq V_{CM} \leq 13V,  R_S = 50\Omega \end{array}$		80		dB	1, 2, 3
V <sub>OL</sub>	Low Level Output Voltage	$\begin{array}{l} +V_{CC}=4.5V, \ -V_{CC}=Gnd, \\ I_{O}=8mA, \ \pm V_{I}=0.71V, \\ V_{ID}=-6mV \end{array}$			0.4	V	1, 2, 3
		$\begin{array}{l} +V_{CC}=4.5V,\ -V_{CC}=Gnd,\\ I_O=8mA,\ \pm V_I=-1.75V,\\ V_{ID}=-6mV \end{array}$			0.4	V	1, 2, 3
		$I_O = 50mA, \pm V_I = 13V,$ $V_{ID} = -5mV$			1.5	V	1, 2, 3
		$I_O = 50$ mA, ±V <sub>I</sub> = -14V, V <sub>ID</sub> = -5mV			1.5	V	1, 2, 3
CEX	Output Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V,$		-1.0	10	nA	1
		$V_0 = 32V$		-1.0	500	nA	2
I <sub>L</sub>	Input Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V,$ $+V_{I} = +12V, -V_{I} = -17V$	(5)	-5.0	500	nA	1, 2, 3
		$+V_{CC} = 18V, -V_{CC} = -18V,$ + $V_{I} = -17V, -V_{I} = +12V$	(5)	-5.0	500	nA	1, 2, 3
+I <sub>CC</sub>	Power Supply Current				6.0	mA	1, 2
					7.0	mA	3

Subscript (R) indicates tests which are performed with input stage current raised by connecting BAL and BAL/STB terminals to  $+V_{CC}$ . I<sub>ST</sub> = -2mA at -55°C (2)

- (3)
- Group A sample ONLY (4)
- (5) V<sub>ID</sub> is voltage difference between inputs.
- 8 Submit Documentation Feedback



### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

## LM111-SMD Electrical Characteristics SMD 5962-8687701 DC Parameters<sup>(1)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups	
-I <sub>CC</sub>	Power Supply Current			-5.0		mA	1, 2	
				-6.0		mA	3	
$\Delta$ V <sub>IO</sub> / $\Delta$ T	Temperature Coefficient Input	25°C ≤ T ≤ 125°C	(5) (4)	-25	25	µV/°C	2	
	Offset Voltage	-55°C ≤ T ≤ 25°C	(5) (4)	-25	25	µV/°C	3	
Δ Ι <sub>ΙΟ</sub> / ΔΤ	Temperature Coefficient Input Offset Current	25°C ≤ T ≤ 125°C	(5) (4)	-100	100	pA/°C	2	
		-55°C ≤ T ≤ 25°C	(5) (4)	-200	200	pA/°C	3	
los	Short Circuit Current	Short Circuit Current $V_0 = 5V, t \le 10mS, -V_1 = 0$	$V_0 = 5V, t \le 10mS, -V_1 = 0.1V, +V_1$	(6)		200	mA	1
		= 0V	(6)		150	mA	2	
			(6)		250	mA	3	
+V <sub>IO</sub> adj.	Input Offset Voltage (Adjustment)	$V_0 = 0V, V_1 = 0V, R_S = 50\Omega$		5.0		mV	1	
-V <sub>IO</sub> adj.	Input Offset Voltage (Adjustment)	$V_{O} = 0V, V_{I} = 0V, R_{S} = 50\Omega$			-5.0	mV	1	
±A <sub>VE</sub>	Voltage Gain (Emitter)	R <sub>L</sub> = 600Ω	(7)	10		V/mV	4	
			(7)	8.0		V/mV	5, 6	

(6) Actual min. limit used is 5mA due to test setup.

(7) Datalog reading in K=V/mV.

### LM111-SMD Electrical Characteristics SMD 5962-8687701 AC Parameters<sup>(1)</sup>

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
tR <sub>LHC</sub>	Response Time (Collector Output)		(2)		300	nS	7, 8B
		$C_{L} = 50 pF, V_{I} = -100 mV$	(2)		640	nS	8A
tR <sub>HLC</sub>	$ \begin{array}{l} \mbox{Response Time (Collector Output)} & \mbox{V}_{OD}(Overdrive) = 5mV, \\ \mbox{C}_L = 50pF, \ \mbox{V}_I = 100mV \end{array} $	(2)		300	nS	7, 8B	
		$C_L = 50 pF, V_I = 100 mV$	(2)		500	nS	8A

(1) Calculated parameter.

(2) Group A sample ONLY

## LM111 RADIATION Electrical Characteristics SMD 5962L0052401 DC Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified. V\_{CC} =  $\pm 15$ V, V<sub>CM</sub> = 0

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$		-3.0	+3.0	mV	1
				-4.0	+4.0	mV	2, 3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = -14.5V,$ $R_{S} = 50\Omega$		-4.0	+4.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = +13V, \\ R_{S} = 50\Omega$		-4.0	+4.0	mV	2, 3
		$+V_{CC} = +2.5V, -V_{CC} = -2.5V,$		-3.0	+3.0	mV	1
		$V_1 = 0V, R_S = 50\Omega$		-4.0	+4.0	mV	2, 3

<sup>(1)</sup> Calculated parameter.

<sup>(2)</sup> Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019, Condition A.

www.ti.com

STRUMENTS

**EXAS** 

## LM111 RADIATION Electrical Characteristics SMD 5962L0052401 DC Parameters<sup>(1)(2)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub> R	Raised Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$	(3)	-3.0	+3.0	mV	1
				-4.5	+4.5	mV	2, 3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$	(3)	-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = -14.5V,$ $R_{S} = 50\Omega$	(0)	-4.5	+4.5	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V,$	(3)	-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = +13V, R_{S} = 50\Omega$	(3)	-4.5	+4.5	mV	2, 3
I <sub>IO</sub>	Input Offset Current	$V_{I} = 0V, R_{S} = 50K\Omega$		-10	+10	nA	1, 2
				-20	+20	nA	3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-10	+10	nA	1, 2
		$V_{I} = 0V, V_{CM} = -14.5V,$ $R_{S} = 50K\Omega$		-20	+20	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-10	+10	nA	1, 2
		$V_I = 0V, V_{CM} = +13V,$ $R_S = 50K\Omega$		-20	+20	nA	3
I <sub>IO</sub> R	Raised Input Offset Current	$V_{\rm I} = 0V, R_{\rm S} = 50K\Omega$	(3)	-25	+25	nA	1, 2
			(0)	-50	+50	nA	3
±l <sub>IB</sub>	Input Bias Current	$V_{I} = 0V, R_{S} = 50K\Omega$		-100	0.1	nA	1, 2
				-150	0.1	nA	3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-150	0.1	nA	1, 2
		$V_{I} = 0V, V_{CM} = -14.5V,$ $R_{S} = 50K\Omega$		-200	0.1	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-150	0.1	nA	1, 2
		$V_{I} = 0V, V_{CM} = +13V,$ $R_{S} = 50K\Omega$		-200	0.1	nA	3
V <sub>O</sub> St	Collector Output Voltage (Strobe)	+ $V_I$ = Gnd, - $V_I$ = 15V, I <sub>St</sub> = -3mA, R <sub>S</sub> = 50Ω		(4)(5) 14		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} -28V \leq -V_{CC} \leq -0.5V, \ R_{S} = 50\Omega, \ 2V \\ \leq +V_{CC} \leq 29.5V, \ R_{S} = 50\Omega, \ -14.5V \\ \leq V_{CM} \leq 13V, \ R_{S} = 50\Omega \end{array}$		80		dB	1, 2, 3
V <sub>OL</sub>	Low Level Output Voltage	$\begin{array}{l} +V_{CC}=4.5V, \ -V_{CC}=Gnd, \\ I_{O}=8mA, \ \pm V_{I}=0.5V, \\ V_{ID}=-6mV \end{array}$			0.4	v	1, 2, 3
		$\begin{array}{l} +V_{CC}=4.5V,\ -V_{CC}=Gnd,\\ I_{O}=8mA,\ \pm V_{I}=3V,\\ V_{ID}=-6mV \end{array}$			0.4	V	1, 2, 3
		$\begin{split} I_{O} &= 50 \text{mA}, \ \pm V_{I} = 13 \text{V}, \\ V_{ID} &= -5 \text{mV} \end{split}$			1.5	V	1, 2, 3
		$\begin{split} I_O &= 50 \text{mA}, \ \pm V_I = -14 \text{V}, \\ V_{ID} &= -5 \text{mV} \end{split}$			1.5	V	1, 2, 3
I <sub>CEX</sub>	Output Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V, V_{O} = 32V$		-1.0	10	nA	1
				-1.0	500	nA	2
IL	Input Leakage Current	+V <sub>CC</sub> = 18V, -V <sub>CC</sub> = -18V, +V <sub>I</sub> = +12V, -V <sub>I</sub> = -17V	(6)	-5.0	500	nA	1, 2, 3
		$+V_{CC} = 18V, -V_{CC} = -18V, +V_{I} = -17V, -V_{I} = +12V$	(6)	-5.0	500	nA	1, 2, 3
+I <sub>CC</sub>	Power Supply Current				6.0	mA	1, 2
			L		7.0	mA	3

Subscript (R) indicates tests which are performed with input stage current raised by connecting BAL and BAL/STB terminals to  $+V_{CC}$ . I<sub>ST</sub> = -2mA at -55°C (3)

(4)

Group A sample ONLY (5)

- $V_{\text{ID}}$  is voltage difference between inputs. (6)
- 10 Submit Documentation Feedback



### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

## LM111 RADIATION Electrical Characteristics SMD 5962L0052401 DC Parameters<sup>(1)(2)</sup> (continued)

The following conditions apply, unless otherwise specified. V<sub>CC</sub> =  $\pm 15$ V, V<sub>CM</sub> = 0

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
-I <sub>CC</sub>	Power Supply Current			-5.0		mA	1, 2
				-6.0		mA	3
$\Delta V_{IO}$ / $\Delta T$	Temperature Coefficient Input	25°C ≤ T ≤ 125°C		-25	25	µV/°C	2
	Offset Voltage	-55°C ≤ T ≤ 25°C		-25	25	µV/°C	3
Δ Ι <sub>ΙΟ</sub> / ΔΤ	Temperature Coefficient Input	25°C ≤ T ≤ 125°C		-100	100	pA/°C	2
	Offset Current	-55°C ≤ T ≤ 25°C		-200	200	pA/°C	3
l <sub>os</sub>	Short Circuit Current	$V_0 = 5V, t \le 10mS, -V_1 = 0.1V, +V_1$	(7)		200	mA	1
		= 0V	(7)		150	mA	2
			(7)		250	mA	3
+V <sub>IO</sub> adj.	Input Offset Voltage (Adjustment)	$V_{O} = 0V, V_{I} = 0V, R_{S} = 50\Omega$		5.0		mV	1
-V <sub>IO</sub> adj.	Input Offset Voltage (Adjustment)	$V_{O} = 0V, V_{I} = 0V, R_{S} = 50\Omega$			-5.0	mV	1
±A <sub>VE</sub>	Voltage Gain (Emitter)	$R_L = 600\Omega$	(8)	10		V/mV	4
			(8)	8.0		V/mV	5, 6

(7) Actual min. limit used is 5mA due to test setup.

(8) Datalog reading in K=V/mV.

### LM111 RADIATION Electrical Characteristics SMD 5962L0052401 AC Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified. V\_{CC} =  $\pm 15$ V, V<sub>CM</sub> = 0

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
tR <sub>LHC</sub>	Response Time (Collector Output)		(3)		300	nS	7, 8B
		$C_{L} = 50 pF, V_{I} = -100 mV$			640	nS	8A
tR <sub>HLC</sub>	Response Time (Collector Output)	$V_{OD}(Overdrive) = 5mV,$	(3)		300	nS	7, 8B
		$C_{L} = 50 pF, V_{I} = 100 mV$	(-)		500	nS	8A

(1) Calculated parameter.

(2) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019, Condition A.

(3) Group A sample ONLY

### LM111 RADIATION Electrical Characteristics SMD 5962L0052401 DC DELTA Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ Delta calculations performed on QMLV devices at group B, subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$		-0.5	0.5	mV	1
		$\begin{array}{l} +V_{CC} = 29.5V, \ -V_{CC} = -0.5V, \\ V_{I} = 0V, \ V_{CM} = -14.5V, \\ R_{S} = 50\Omega \end{array}$		-0.5	0.5	mV	1
				-0.5	0.5	mV	1

<sup>(1)</sup> Calculated parameter.

<sup>(2)</sup> Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019, Condition A.

# LM111 RADIATION Electrical Characteristics SMD 5962L0052401 DC DELTA Parameters<sup>(1)(2)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ Delta calculations performed on QMLV devices at group B , subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
±I <sub>IB</sub>	Input Bias Current	$V_I = 0V, R_S = 50K\Omega$		-12.5	12.5	nA	1
		$\begin{array}{l} +V_{CC}=29.5V, \ -V_{CC}=-0.5V, \\ V_{I}=0V, \ V_{CM}=-14.5V, \\ R_{S}=50K\Omega \end{array}$		-12.5	12.5	nA	1
				-12.5	12.5	nA	1
I <sub>CEX</sub>	Output Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V, V_{O} = 32V$		-5.0	5.0	nA	1

## LM111 RADIATION Electrical Characteristics SMD 5962L0052401 Post Radiation Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>IO</sub>	Input Offset Current	+V <sub>CC</sub> = 29.5V, -V <sub>CC</sub> = -0.5V, V <sub>I</sub> = 0V, V <sub>CM</sub> = -14.5V, R <sub>S</sub> = 50K $\Omega$		-50	+50	nA	1
		$+V_{CC} = 2V, -V_{CC} = -28V,$ V <sub>I</sub> = 0V, V <sub>CM</sub> = +13V, R <sub>S</sub> = 50KΩ		-50	+50	nA	1
±I <sub>IB</sub>	Input Bias Current	$V_I = 0V, R_S = 50K\Omega$		-150	0.1	nA	1
		+V <sub>CC</sub> = 29.5V, -V <sub>CC</sub> = -0.5V, V <sub>I</sub> = 0V, V <sub>CM</sub> = -14.5V, R <sub>S</sub> = 50K $\Omega$		-175	0.1	nA	1
I <sub>CEX</sub>	Output Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V, V_{O} = 32V$		-25	+25	nA	1

(1) Calculated parameter.

(2) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019, Condition A.

## LM111 RADIATION Electrical Characteristics SMD 5962R0052402 DC Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$		-3.0	+3.0	mV	1
				-4.0	+4.0	mV	2, 3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = -14.5V, R_{S} = 50\Omega$		-4.0	+4.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = +13V, \\ R_{S} = 50\Omega$		-4.0	+4.0	mV	2, 3
		$+V_{CC} = +2.5V, -V_{CC} = -2.5V,$		-3.0	+3.0	mV	1
		$V_{I} = 0V, R_{S} = 50\Omega$		-4.0	+4.0	mV	2, 3

- (1) Calculated parameter.
- (2) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be sensitive in a high dose environment. Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.
- 12 Submit Documentation Feedback



### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

## LM111 RADIATION Electrical Characteristics SMD 5962R0052402 DC Parameters<sup>(1)(2)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub> R	Raised Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$	(2)	-3.0	+3.0	mV	1
			( )	-4.5	+4.5	mV	2, 3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$	(2)	-3.0	+3.0	mV	1
		$\label{eq:VI} \begin{array}{l} V_{I} = 0V, \ V_{CM} = -14.5V, \\ R_{S} = 50\Omega \end{array}$	(2)	-4.5	+4.5	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V,$	(2)	-3.0	+3.0	mV	1
		$V_{I} = 0V, V_{CM} = +13V, R_{S} = 50\Omega$	(2)	-4.5	+4.5	mV	2, 3
I <sub>IO</sub>	Input Offset Current	$V_I = 0V, R_S = 50K\Omega$		-10	+10	nA	1, 2
				-20	+20	nA	3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-10	+10	nA	1, 2
		$V_{I} = 0V, V_{CM} = -14.5V, \\ R_{S} = 50K\Omega$		-20	+20	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-10	+10	nA	1, 2
		$V_{I} = 0V, V_{CM} = +13V, \\ R_{S} = 50K\Omega$		-20	+20	nA	3
I <sub>IO</sub> R	Raised Input Offset Current	$V_{I} = 0V, R_{S} = 50K\Omega$	(2)	-25	+25	nA	1, 2
			(_)	-50	+50	nA	3
±l <sub>IB</sub>	Input Bias Current	$V_I = 0V, R_S = 50K\Omega$		-100	0.1	nA	1, 2
				-150	0.1	nA	3
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V,$		-150	0.1	nA	1, 2
				-200	0.1	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-150	0.1	nA	1, 2
		$V_{I} = 0V, V_{CM} = +13V,$ $R_{S} = 50K\Omega$		-200	0.1	nA	3
V <sub>O</sub> St	Collector Output Voltage (Strobe)	$\begin{array}{l} +V_{I}=Gnd, \ -V_{I}=15V, \\ I_{St}=-3mA, \ R_{S}=50\Omega \end{array}$		(3)(4) 14		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} -28V \leq -V_{CC} \leq -0.5V, \ R_S = 50\Omega, \ 2V \\ \leq +V_{CC} \leq 29.5V, \ R_S = 50\Omega, \ -14.5V \\ \leq V_{CM} \leq 13V, \ R_S = 50\Omega \end{array}$		80		dB	1, 2, 3
V <sub>OL</sub>	Low Level Output Voltage	$\begin{array}{l} +V_{CC}=4.5V,\ -V_{CC}=Gnd,\\ I_O=8mA,\ \pm V_I=0.5V,\\ V_{ID}=-6mV \end{array}$			0.4	v	1, 2, 3
		$\begin{array}{l} +V_{CC}=4.5V,\ -V_{CC}=Gnd,\\ I_O=8mA,\ \pm V_I=3V,\\ V_{ID}=-6mV \end{array}$			0.4	V	1, 2, 3
		$\begin{split} I_{O} &= 50 \text{mA}, \ \pm V_{I} = 13 \text{V}, \\ V_{ID} &= -5 \text{mV} \end{split}$			1.5	V	1, 2, 3
		$I_O = 50mA, \pm V_I = -14V,$ $V_{ID} = -5mV$			1.5	V	1, 2, 3
I <sub>CEX</sub>	Output Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V,$		-1.0	10	nA	1
		V <sub>0</sub> = 32V		-1.0	500	nA	2
IL	Input Leakage Current	+V <sub>CC</sub> = 18V, -V <sub>CC</sub> = -18V, +V <sub>I</sub> = +12V, -V <sub>I</sub> = -17V	(5)	-5.0	500	nA	1, 2, 3
		$+V_{CC} = 18V, -V_{CC} = -18V, +V_{I} = -17V, -V_{I} = +12V$	(5)	-5.0	500	nA	1, 2, 3
+I <sub>CC</sub>	Power Supply Current				6.0	mA	1, 2
					7.0	mA	3
-I <sub>CC</sub>	Power Supply Current			-5.0		mA	1, 2
				-6.0		mA	3

(3) I<sub>ST</sub> = -2mA at -55°C
(4) Group A sample ONLY
(5) V<sub>ID</sub> is voltage difference between inputs.

Copyright © 2005–2013, Texas Instruments Incorporated

www.ti.com

RUMENTS

## LM111 RADIATION Electrical Characteristics SMD 5962R0052402 DC Parameters<sup>(1)(2)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
$\Delta V_{IO}$ / $\Delta T$	Temperature Coefficient Input	25°C ≤ T ≤ 125°C		-25	25	µV/°C	2
	Offset Voltage	-55°C ≤ T ≤ 25°C		-25	25	µV/°C	3
Δ Ι <sub>ΙΟ</sub> / ΔΤ	Temperature Coefficient Input	25°C ≤ T ≤ 125°C		-100	100	pA/°C	2
	Offset Current	-55°C ≤ T ≤ 25°C		-200	200	pA/°C	3
I <sub>OS</sub>	Short Circuit Current	$V_0 = 5V, t \le 10mS, -V_1 = 0.1V, +V_1$	(6)		200	mA	1
		= 0V	(5)		150	mA	2
			(5)		250	mA	3
+V <sub>IO</sub> adj.	Input Offset Voltage (Adjustment)	$V_O = 0V, V_I = 0V, R_S = 50\Omega$		5.0		mV	1
-V <sub>IO</sub> adj.	Input Offset Voltage (Adjustment)	$V_0 = 0V, V_1 = 0V, R_S = 50\Omega$			-5.0	mV	1
±A <sub>VE</sub>	Voltage Gain (Emitter)	$R_L = 600\Omega$	(7)	10		V/mV	4
			(7)	8.0		V/mV	5, 6

(6) Actual min. limit used is 5mA due to test setup.

(7) Pin names based on an 8 pin package configuration. When using higher pin count packages then: Pin 2 & 3 are Inputs, Pin 5 is Balance, Pin 6 is Balance /Strobe, Pin 7 is Output, and Pin 8 is V<sup>+</sup>. For example: V<sub>56</sub> is the Voltage between the Balance and Balance / Strobe pins.

## LM111 RADIATION Electrical Characteristics SMD 5962R0052402 AC Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ SymbolParameterConditionsNotesMin

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
tR <sub>LHC</sub>	Response Time (Collector Output)	$V_{OD}(Overdrive) = -5mV,$	(3)		300	nS	7, 8B
	$C_{L} = 50 pF, V_{I} = -100 mV$	( )		640	nS	8A	
tR <sub>HLC</sub>	Response Time (Collector Output)	$V_{OD}(Overdrive) = 5mV,$	(3)		300	nS	7, 8B
		$C_{L} = 50 pF, V_{I} = 100 mV$	(-)		500	nS	8A

(1) Calculated parameter.

(2) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be sensitive in a high dose environment. Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.

(3) Group A sample ONLY

### LM111 RADIATION Electrical Characteristics SMD 5962R0052402 DC DELTA Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ Delta calculations performed on QMLV devices at group B, subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	$V_I = 0V, R_S = 50\Omega$		-0.5	0.5	mV	1
		$\begin{array}{l} +V_{CC}=29.5V, \ -V_{CC}=-0.5V, \\ V_{I}=0V, \ V_{CM}=-14.5V, \\ R_{S}=50\Omega \end{array}$		-0.5	0.5	mV	1
				-0.5	0.5	mV	1

(1) Calculated parameter.

<sup>(2)</sup> Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be sensitive in a high dose environment. Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.



# LM111 RADIATION Electrical Characteristics SMD 5962R0052402 DC DELTA Parameters<sup>(1)(2)</sup> (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0$ Delta calculations performed on QMLV devices at group B, subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
±I <sub>IB</sub>	Input Bias Current	$V_I = 0V, R_S = 50K\Omega$		-12.5	12.5	nA	1
		$\begin{array}{l} +V_{CC}=29.5V, \ -V_{CC}=-0.5V, \\ V_{I}=0V, \ V_{CM}=-14.5V, \\ R_{S}=50K\Omega \end{array}$		-12.5	12.5	nA	1
				-12.5	12.5	nA	1
I <sub>CEX</sub>	Output Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V, V_{O} = 32V$		-5.0	5.0	nA	1

## LM111 RADIATION Electrical Characteristics SMD 5962R0052402 Post Radiation Parameters<sup>(1)(2)</sup>

The following conditions apply, unless otherwise specified

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>IO</sub> R	Raised Input Offset Current	$V_I = 0V, R_S = 50K\Omega$	(3)	-100	+100	nA	1
±I <sub>IB</sub>	Input Bias Current	$V_I = 0V, R_S = 50K\Omega$		-180	0.1	nA	1
		$+V_{CC} = 29.5V, -V_{CC} = -0.5V, V_I = 0V, V_{CM} = -14.5V, R_S = 50K\Omega$		-225	0.1	nA	1
I <sub>CEX</sub>	Output Leakage Current	$+V_{CC} = 18V, -V_{CC} = -18V, V_0 = 32V$		-1.0	+25	nA	1

(1) Calculated parameter.

(2) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be sensitive in a high dose environment. Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.

(3) Subscript (R) indicates tests which are performed with input stage current raised by connecting BAL and BAL/STB terminals to +V<sub>CC</sub>.

### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

400

300

200

100

0

100

10

1

0.1 10k

v+

-0.5

-1.0

-1.5

0.4

0.2

v


-55 -35 -15

COMMON MODE LIMITS (V)

= 25°C

INPUT BIAS CURRENT (nA)

EQUIVALENT INPUT OFFSET VOLTAGE (mV)





ا 5۷

LM111

= ±15V

0.6

Vs = ±15V

2

= 25°C T\_

3

4

0.7

0.6

0.5

0.4

0.3

0.2 ŝ

0.1

0

15

CURRENT

OWER DISSIPATION

0.8

٧。 T<sub>A</sub> = 25°C 500()





Figure 18.

Figure 17.

**T**EXAS INSTRUMENTS

SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013





SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

## **APPLICATION HINTS**

### CIRCUIT TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS


When a high-speed comparator such as the LM111 is used with fast input signals and low source impedances, the output response will normally be fast and stable, assuming that the power supplies have been bypassed (with 0.1  $\mu$ F disc capacitors), and that the output signal is routed well away from the inputs (pins 2 and 3) and also away from pins 5 and 6.

However, when the input signal is a voltage ramp or a slow sine wave, or if the signal source impedance is high (1 k $\Omega$  to 100 k $\Omega$ ), the comparator may burst into oscillation near the crossing-point. This is due to the high gain and wide bandwidth of comparators like the LM111. To avoid oscillation or instability in such a usage, several precautions are recommended, as shown in Figure 22 below.

- The trim pins (pins 5 and 6) act as unwanted auxiliary inputs. If these pins are not connected to a trim-pot, they should be shorted together. If they are connected to a trim-pot, a 0.01 µF capacitor C1 between pins 5 and 6 will minimize the susceptibility to AC coupling. A smaller capacitor is used if pin 5 is used for positive feedback as in Figure 22.
- 2. Certain sources will produce a cleaner comparator output waveform if a 100 pF to 1000 pF capacitor C2 is connected directly across the input pins.
- 3. When the signal source is applied through a resistive network, R<sub>S</sub>, it is usually advantageous to choose an R<sub>S</sub>' of substantially the same value, both for DC and for dynamic (AC) considerations. Carbon, tin-oxide, and metal-film resistors have all been used successfully in comparator input circuitry. Inductive wire wound resistors are not suitable.
- 4. When comparator circuits use input resistors (e.g. summing resistors), their value and placement are particularly important. In all cases the body of the resistor should be close to the device or socket. In other words there should be very little lead length or printed-circuit foil run between comparator and resistor to radiate or pick up signals. The same applies to capacitors, pots, etc. For example, if R<sub>S</sub>=10 kΩ, as little as 5 inches of lead between the resistors and the input pins can result in oscillations that are very hard to damp. Twisting these input leads tightly is the only (second best) alternative to placing resistors close to the comparator.
- 5. Since feedback to almost any pin of a comparator can result in oscillation, the printed-circuit layout should be engineered thoughtfully. Preferably there should be a ground plane under the LM111 circuitry, for example, one side of a double-layer circuit card. Ground foil (or, positive supply or negative supply foil) should extend between the output and the inputs, to act as a guard. The foil connections for the inputs should be as small and compact as possible, and should be essentially surrounded by ground foil on all sides, to guard against capacitive coupling from any high-level signals (such as the output). If pins 5 and 6 are not used, they should be shorted together. If they are connected to a trim-pot, the trim-pot should be located, at most, a few inches away from the LM111, and the 0.01  $\mu$ F capacitor should be installed. If this capacitor cannot be used, a shielding printed-circuit foil may be advisable between pins 6 and 7. The power supply bypass capacitors should be located within a couple inches of the LM111. (Some other comparators require the power-supply bypass to be located immediately adjacent to the comparator.)
- 6. It is a standard procedure to use hysteresis (positive feedback) around a comparator, to prevent oscillation, and to avoid excessive noise on the output because the comparator is a good amplifier for its own noise. In the circuit of Figure 23, the feedback from the output to the positive input will cause about 3 mV of hysteresis. However, if  $R_s$  is larger than 100 $\Omega$ , such as 50 k $\Omega$ , it would not be reasonable to simply increase the value of the positive feedback resistor above 510 k $\Omega$ . The circuit of Figure 24 could be used, but it is rather awkward. See the notes in paragraph 7 below.
- 7. When both inputs of the LM111 are connected to active signals, or if a high-impedance signal is driving the positive input of the LM111 so that positive feedback would be disruptive, the circuit of Figure 22 is ideal. The positive feedback is to pin 5 (one of the offset adjustment pins). It is sufficient to cause 1 to 2 mV hysteresis and sharp transitions with input triangle waves from a few Hz to hundreds of kHz. The positive feedback signal across the 82 $\Omega$  resistor swings 240 mV below the positive supply. This signal is centered around the nominal voltage at pin 5, so this feedback does not add to the V<sub>OS</sub> of the comparator. As much as 8 mV of V<sub>OS</sub> can be trimmed out, using the 5 k $\Omega$  pot and 3 k $\Omega$  resistor as shown.
- 8. These application notes apply specifically to the LM111 and are applicable to all high-speed comparators in general, (with the exception that not all comparators have trim pins).




www.ti.com




Pin connections shown are for LM111H in the LMC0008C package

### Figure 22. Improved Positive Feedback



Pin connections shown are for LM111H in the LMC0008C package






Figure 24. Positive Feedback with High Source Resistance



### **TYPICAL APPLICATIONS**







Figure 25. Offset Balancing




Note: Do Not Ground Strobe Pin. Output is turned off when current is pulled from Strobe Pin.





Increases typical common mode slew from 7.0V/µs to 18V/µs.






Figure 28. Detector for Magnetic Transducer








Figure 29. Digital Transmission Isolator



\*Absorbs inductive kickback of relay and protects IC from severe voltage transients on V<sup>++</sup> line. **Note:** Do Not Ground Strobe Pin.





Note: Do Not Ground Strobe Pin.

- (1) Typical input current is 50 pA with inputs strobed off.
- (2) Pin connections shown on schematic diagram and typical applications are for LMC0008C package.

### Figure 31. Strobing off Both Input and Output Stages



SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013






Figure 32. Positive Peak Detector





Figure 33. Zero Crossing Detector Driving MOS Logic




www.ti.com

## TYPICAL APPLICATIONS FOR METAL CYLINDER PACKAGE

(Pin numbers refer to LMC0008C package)








\*TTL or DTL fanout of two






www.ti.com




\*Adjust for symmetrical square wave time when  $V_{IN} = 5 \text{ mV}$ †Minimum capacitance 20 pF Maximum frequency 50 kH






\*Input polarity is reversed when using pin 1 as output.











\*Values shown are for a 0 to 30V logic swing and a 15V threshold. †May be added to control speed and reduce susceptibility to noise spikes.

### Figure 39. TTL Interface with High Level Logic




Figure 40. Crystal Oscillator





Figure 41. Comparator and Solenoid Driver






www.ti.com



\*Solid tantalum †Adjust to set clamp level


Figure 42. Precision Squarer



\*Solid tantalum

Figure 43. Low Voltage Adjustable Reference Supply





\*Solid tantalum








Figure 45. Zero Crossing Detector Driving MOS Logic



\*Solid tantalum

Figure 46. Negative Peak Detector





\*R2 sets the comparison level. At comparison, the photodiode has less than 5 mV across it, decreasing leakages by an order of magnitude.






Figure 48. Switching Power Amplifier



www.ti.com




Figure 49. Switching Power Amplifier



## LM111QML

### SNOSAJ4C-OCTOBER 2005-REVISED MARCH 2013

Released	Revision	Section	Originator	Changes
10/11/05	A	New Release, Corporate format	L. Lytle	3 MDS data sheets converted into one Corp. data sheet format. MNLM111-X Rev 0A0, MDLM111-X Rev. 0B0, and MRLM111-X-RH Rev 0E1. The drift table was eliminated from the 883 section since it did not apply; Note #3 was removed from RH & QML datasheets with SG verification that it no longer applied. Added NSID's for 50k Rad and Post Radiation Table. MDS data sheets will be archived.
12/14/05	В	Ordering Information Table	R. Malone	Removed NSID reference LM111J-8PQMLV, 5962P0052401VPA 30k rd(Si). Reason: NSID on LTB, Inventory exhausted. Added following NSID's: LM111HPQMLV, LM111WPQMLV and LM111WGPQMLV. Reason: Still have Inventory. LM111QML, Revision A will be archived.
06/26/08	С	Features, Ordering Information Table, Electrical section Notes.	Larry McGee	Added Radiation reference, ELDRS NSID's and Note 14 and 15, Low Dose Electrical Table. Deleted 30k rd(Si) NSID's: LM111HPQMLV, LM111WPQMLV and LM111WGPQMLV. Reason: EOL 9/06/05. Revision B will be archived.
03/26/2013	С	All Sections		Changed layout of National Data Sheet to TI format

### Table 2. Revision History



25-Oct-2016

## PACKAGING INFORMATION

Orderable Device		Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962L0052401VGA	(1) ACTIVE	TO-99	Drawing LMC	8	<b>Qty</b> 20	(2) TBD	(6) Call TI	(3) Call TI	-55 to 125	(4/5) LM111HLQMLV 5962L0052401VGA Q ACO 5962L0052401VGA Q >T	Samples
5962L0052401VHA	ACTIVE	CFP	NAD	10	19	TBD	Call TI	Call TI	-55 to 125	LM111W LQMLV Q 5962L00524 01VHA ACO 01VHA >T	Samples
5962L0052401VPA	ACTIVE	CDIP	NAB	8	40	TBD	Call TI	Call TI	-55 to 125	LM111J-8LQV 5962L00524 01VPA Q ACO 01VPA Q >T	Samples
5962L0052401VZA	ACTIVE	CFP	NAC	10	54	TBD	Call TI	Call TI	-55 to 125	LM111W GLQMLV Q 5962L00524 01VZA ACO 01VZA >T	Samples
5962R0052402VGA	ACTIVE	TO-99	LMC	8	20	TBD	Call TI	Call TI	-55 to 125	LM111HRLQV 5962R0052402VGA Q ACO 5962R0052402VGA Q >T	Samples
5962R0052402VHA	ACTIVE	CFP	NAD	10	19	TBD	Call TI	Call TI	-55 to 125	LM111W RLQMLV Q 5962R00524 02VHA ACO 02VHA >T	Samples
5962R0052402VPA	ACTIVE	CDIP	NAB	8	40	TBD	Call TI	Call TI	-55 to 125	LM111J-8RLQV 5962R00524 02VPA Q ACO 02VPA Q >T	Samples
5962R0052402VZA	ACTIVE	CFP	NAC	10	54	TBD	Call TI	Call TI	-55 to 125	LM111W GRLQMLV Q 5962R00524 02VZA ACO 02VZA >T	Samples

# PACKAGE OPTION ADDENDUM

25-Oct-2016



www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM111 MD8	ACTIVE	DIESALE	Y	0	300	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM111 MW8	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM111-MDE	ACTIVE	DIESALE	Y	0	40	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM111H/883	ACTIVE	TO-99	LMC	8	20	TBD	Call TI	Call TI	-55 to 125	LM111H/883 Q ACO LM111H/883 Q >T	Samples
LM111HLQMLV	ACTIVE	TO-99	LMC	8	20	TBD	Call TI	Call TI	-55 to 125	LM111HLQMLV 5962L0052401VGA Q ACO 5962L0052401VGA Q >T	Samples
LM111HRLQMLV	ACTIVE	TO-99	LMC	8	20	TBD	Call TI	Call TI	-55 to 125	LM111HRLQV 5962R0052402VGA Q ACO 5962R0052402VGA Q >T	Samples
LM111J-8/883	ACTIVE	CDIP	NAB	8	40	TBD	Call TI	Call TI	-55 to 125	LM111J-8 /883 Q ACO /883 Q >T	Samples
LM111J-8LQMLV	ACTIVE	CDIP	NAB	8	40	TBD	Call TI	Call TI	-55 to 125	LM111J-8LQV 5962L00524 01VPA Q ACO 01VPA Q >T	Samples
LM111J-8RLQMLV	ACTIVE	CDIP	NAB	8	40	TBD	Call TI	Call TI	-55 to 125	LM111J-8RLQV 5962R00524 02VPA Q ACO 02VPA Q >T	Samples
LM111J/883	ACTIVE	CDIP	J	14	25	TBD	Call TI	Call TI	-55 to 125	LM111J/883 Q	Samples
LM111WG/883	ACTIVE	CFP	NAC	10	54	TBD	Call TI	Call TI	-55 to 125	LM111WG /883 Q ACO /883 Q >T	Samples
LM111WGLQMLV	ACTIVE	CFP	NAC	10	54	TBD	Call TI	Call TI	-55 to 125	LM111W GLQMLV Q 5962L00524 01VZA ACO 01VZA >T	Samples



# PACKAGE OPTION ADDENDUM

25-Oct-2016

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM111WGRLQMLV	ACTIVE	CFP	NAC	10	54	TBD	Call TI	Call TI	-55 to 125	LM111W GRLQMLV Q 5962R00524 02VZA ACO 02VZA >T	Samples
LM111WLQMLV	ACTIVE	CFP	NAD	10	19	TBD	Call TI	Call TI	-55 to 125	LM111W LQMLV Q 5962L00524 01VHA ACO 01VHA >T	Samples
LM111WRLQMLV	ACTIVE	CFP	NAD	10	19	TBD	Call TI	Call TI	-55 to 125	LM111W RLQMLV Q 5962R00524 02VHA ACO 02VHA >T	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

25-Oct-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM111QML, LM111QML-SP :

Military: LM111QML


• Space: LM111QML-SP

NOTE: Qualified Version Definitions:

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


# MECHANICAL DATA

# NAB0008A





# NAC0010A



# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**


## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





# NAD0010A





LMC (O-MBCY-W8)

## METAL CYLINDRICAL PACKAGE



- B. This drawing is subject to change without notice.
  - C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
  - D. Pin numbers shown for reference only. Numbers may not be marked on package.
  - E. Falls within JEDEC MO-002/TO-99.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated