

LF147QML Wide Bandwidth Quad JFET Input Operational Amplifier

Check for Samples: LF147QML


FEATURES

- Internally Trimmed Offset Voltage: 5 mV Max
- Low Input Bias Current: 50 pA Typ.
- Low Input Noise Current: 0.01 pA/\/Hz Typ.
- Wide Gain Bandwidth: 4 MHz Typ.
- High Slew Rate: 13 V/µs Typ.
- Low Supply Current: 7.2 mA Typ.
- High Input Impedance: $10^{12}\Omega$ Typ.
- Low Total Harmonic Distortion:
 - A_V = 10, R_L = 10K Ω , V_O = 20V_{P-P}
 - BW = 20Hz 20KHz ≤0.02% Typ.
- Low 1/f Noise Corner: 50 Hz Typ.
- Fast Settling Time to 0.01%: 2 µs Typ.

DESCRIPTION

The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II[™] technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-andhold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.



CONNECTION DIAGRAM

See Package Number J0014A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. BI-FET II is a trademark of dcl_owner.

All other trademarks are the property of their respective owners.




SNOSAI1A - APRIL 2005-REVISED MARCH 2013

www.ti.com




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Simplified Schematic



Detailed Schematic



SNOSAI1A - APRIL 2005-REVISED MARCH 2013

www.ti.com

Absolute Maximum Ratings (1)

Supply Voltage	±22V
Differential Input Voltage	±38V
Input Voltage Range ⁽²⁾	±19V
Output Short Circuit Duration ⁽³⁾	Continuous
Power Dissipation ^{(4) (5)}	900 mW
T _J max	150°C
θ JA CERDIP	70°C/W
Operating Temperature Range	-55°C ≤ T _A ≤ 125°C
Storage Temperature Range	-65°C ≤ T _A ≤ 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
ESD ⁽⁶⁾	900V

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for (1) which the device is functional, but do not ensure specific performance limits. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage. (2)

Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the (3) maximum junction temperature will be exceeded.

The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), (4)θ_{JA} (Package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the

(5)part to operate outside specified limits.

Human body model, 1.5 kΩ in series with 100 pF. (6)

Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55

STRUMENTS

EXAS

LF147 883 Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
VIO Input Offset Volta IO Input Offset Curr IO Input Offset Curr El _{IB} Input Bias Currer VCM Input Common M Range CMRR CMRR Common Mode F PSRR Power Supply Re S Supply Current OS Output Short Circ	Input Offset Voltage $R_S = 10K\Omega$				5	mV	1
					8	mV	2, 3
I _{IO}	Input Offset Current	$R_L = 10K\Omega$			0.1	nA	1
					25	nA	2, 3
±l _{IB}	Input Offset Voltage Input Offset Current Input Bias Current Input Common Mode Voltage Range Common Mode Rejection Ratio Supply Current Output Short Circuit Large Signal Voltage Gain	$R_L = 10K\Omega$		-0.2	0.2	nA	1
				-50	50	nA	2, 3
V _{CM}			(1)	-16	16	V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$R_{S} \le 10K\Omega, V_{CM} = \pm 16V$		80		dB	1, 2, 3
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 20$ V to $V_{\rm S} = \pm 5$ V		80		dB	1, 2, 3
I _S	Supply Current				11	mA	1, 2, 3
los	Output Short Circuit	$V_{\rm S} = \pm 15 V, V_{\rm I} = \pm 1 V,$		-57	-13	mA	1, 3
		Output short to GND		-40	-6	mA	2
		$V_{\rm S} = \pm 15 V, V_{\rm I} = -1 V,$		13	57	mA	1, 3
		Output short to GND		6	40	mA	2
A _{VS}	S Large Signal Voltage Gain	$V_{\rm S} = \pm 15$ V, $V_{\rm O} = 0$ to +10V,	(2)	50		V/mV	4
		$R_L = 2K\Omega, R_S = 10K\Omega$	25		V/mV	5, 6	
		$V_{\rm S} = \pm 15$ V, $V_{\rm O} = 0$ to -10V	(2)	50		V/mV	4
		$R_L = 2 K\Omega, R_S = 10 K\Omega$ (2)		25		V/mV	5, 6
V _O O	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10K\Omega, V_{I} = +1V$		12		V	4, 5, 6
		$V_{S} = \pm 15V, R_{L} = 10K\Omega, V_{I} = -1V$			-12	V	4, 5, 6
		$V_{S} = \pm 15V, R_{L} = 2K\Omega, V_{I} = \pm 1V$		10		V	4, 5, 6
		$V_{S} = \pm 15V, R_{L} = 2K\Omega, V_{I} = -1V$			-10	V	4, 5, 6

(1) Specified by CMRR test

(2) V/mV in units column is equivalent to K in datalog

LF147 883 Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
SR	Slew Rate	$V_{I} = -5V$ to +5V, $A_{V}=1$		8		V/µs	7
		$R_L = 2K\Omega$, $CL = 100pF$		5		V/µs	8A, 8B
		$V_{I} = +5V$ to -5V, $A_{V} = 1$		8		V/µS	7
		$R_L = 2K\Omega$, $CL = 100pF$		5		V/µS	8A, 8B



SNOSAI1A - APRIL 2005 - REVISED MARCH 2013

www.ti.com

LF147 SMD Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $R_L = Open$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V _{IO}	Input Offset Voltage	$Vcc = \pm 15V$		-9	9	mV	1
				-15	15	mV	2, 3
		$Vcc = \pm 9V$		-9	9	mV	1
I _{IO}	Input Offset Current			-0.1	0.1	nA	1
				-20	20	nA	2
±I _{IB} Input Bias Current				-0.2	0.2	nA	1
				-50	50	nA	2
A _{VS}	Large Signal Voltage Gain	$V_{\rm S} = \pm 15 V, V_{\rm O} = 0$ to +10V,		35		V/mV	4
		$R_L = 2K\Omega$		15		V/mV	5, 6
		$V_{\rm S} = \pm 15$ V, $V_{\rm O} = 0$ to -10V,		35		V/mV	4
		$R_L = 2K\Omega$		15		V/mV	5, 6
+V _O	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10K\Omega$		12		V	4, 5, 6
		$V_{S} = \pm 15V, R_{L} = 2K\Omega$		10		V	4, 5, 6
-V _O	Output Voltage Swing	$V_{\rm S} = \pm 15 V, R_{\rm L} = 10 K \Omega$			-12	V	4, 5, 6
		$V_{S} = \pm 15V, R_{L} = 2K\Omega$			-10	V	4, 5, 6
V _{CM}	Input Common Mode Voltage Range		(1)	±11		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V$		80		dB	1
+PSRR	Power Supply Rejection Ratio	$+V_{\rm S} = 15$ to 9V, $-V_{\rm S} = -15$ V		80		dB	1
-PSRR	Power Supply Rejection Ratio	$+V_{\rm S} = 15V, -V_{\rm S} = -15$ to -9V		80		dB	1
+l _S	Supply Current				14	mA	1
-I _S	Supply Current			-14		mA	1
+I _{OS}	Output Short Circuit Current	$V_{\rm S} = \pm 15 V$		-57	-13	mA	1, 3
				-40	-6	mA	2
-I _{OS}	Output Short Circuit Current	$V_{\rm S} = \pm 15 V$		13	57	mA	1, 3
				6	40	mA	2

(1) Specified by CMRR test

LF147 SMD Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $R_L = Open$


Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
SR	Slew Rate	$V_{I} = -5V$ to +5V, $A_{V}=1$		8		V/µs	7
	_	$R_L = 2K\Omega, C_L = 100pF$		5		V/µs	8A, 8B
		$V_{I} = +5V$ to -5V, $A_{V}=1$		8		V/µS	7
		$R_L = 2K\Omega, C_L = 100pF$		5		V/µS	8A, 8B

TEXAS INSTRUMENTS

SNOSAI1A – APRIL 2005–REVISED MARCH 2013

V INSTRUMENTS











Figure 4.








25




Texas INSTRUMENTS

SNOSAI1A - APRIL 2005-REVISED MARCH 2013






SNOSAI1A - APRIL 2005 - REVISED MARCH 2013



SNOSAI1A - APRIL 2005-REVISED MARCH 2013

Pulse Response







SNOSAI1A – APRIL 2005–REVISED MARCH 2013

APPLICATION INFORMATION

The LF147 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on $\pm 4.5V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a 2 k Ω load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.



Typical Applications

Figure 23. Digitally Selectable Precision Attenuator



All resistors 1% tolerance

- Accuracy of better than 0.4% with standard 1% value resistors No offset adjustment necessary
- Expandable to any number of stages
- Very high input impedance

A1	A2	A3	Vo
			Attenuation
0	0	0	0
0	0	1	−1 dB
0	1	0	-2 dB
0	1	1	-3 dB
1	0	0	-4 dB
1	0	1	-5 dB
1	1	0	-6 dB
1	1	1	-7 dB




Figure 24. Long Time Integrator with Reset, Hold and Starting Threshold Adjustment

- V_{OUT} starts from zero and is equal to the integral of the input voltage with respect to the threshold voltage: $V_{OUT} = \frac{1}{RC} \int_{0}^{t} (V_{IN} - V_{TH}) dt$
- Output starts when V_{IN} ≥V _{TH}
- Switch S1 permits stopping and holding any output value
- Switch S2 resets system to zero




Figure 25. Universal State Variable Filter

For circuit shown: f_{O} = 3 kHz, f_{NOTCH} = 9.5 kHz Q=3.4 Passband gain: Highpass-0.1

- Bandpass—1
- Lowpass-1
- Notch—10
- $f_0 xQ \le 200 \text{ kHz}$
- 10V peak sinusoidal output swing without slew limiting to 200 kHz
- See LM148 data sheet for design equations



www.ti.com

SNOSAI1A - APRIL 2005-REVISED MARCH 2013

Date Released	Revision	Section	Originator	Changes
04/18/05	A	New Release into corporate format	L. Lytle	2 MDS datasheets converted into one Corp. datasheet format. MNLF147–X Rev. 0A2 and MDLF147–X Rev. 0A1, data sheets will be Archived
03/20/13	A	All		Changed layout of National Data Sheet to TI format



11-Apr-2013

PACKAGING INFORMATION

Orderable Devi	ce Status	Package Typ	e Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LF147J/883	ACTIVE	CDIP	J	14	25	TBD	Call TI	Call TI	-55 to 125	LF147J/883 Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.




J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated