

Order

Now



LMH6644-MIL

SNOSD65-JUNE 2017

LMH6644-MIL Low-Power, 130-MHz, 75-mA Rail-to-Rail Output Amplifier

Technical

Documents

1 Features

 $(V_S$ = ±5 V, T_A = 25°C, R_L = 2 kΩ, A_V = +1. Typical Values Unless Specified).

- -3 dB BW (A_V = +1) 130 MHz
- Supply Voltage Range 2.7 V to 12.8 V
- Slew Rate, (A_V = -1) 130 V/µs⁽¹⁾
- Supply Current (no load) 2.7 mA/amp
- Output Short Circuit Current +115 mA to 145 mA
- Linear Output Current ±75 mA
- Input Common Mode Voltage 0.5 V Beyond V⁻, 1 V from V⁺
- Output Voltage Swing 40 mV from Rails
- Input Voltage Noise (100 kHz) 17 nV/√Hz
- Input Current Noise (100 kHz) 0.9 pA/√Hz
- THD (5 MHz, $R_L = 2 k\Omega$, $V_O = 2 V_{PP}$, $A_V = +2$) –62 dBc
- Settling Time 68 ns
- Fully Characterized for 3 V, 5 V, and ±5 V
- Overdrive Recovery 100 ns
- Output Short Circuit Protected⁽²⁾
- · No Output Phase Reversal with CMVR Exceeded

⁽¹⁾ Slew rate is the average of the rising and falling slew rates.

 $^{(2)}$ Output short circuit duration is infinite for V_S < 6 V at room temperature and below. For V_S > 6 V, allowable short circuit duration is 1.5 ms.

2 Applications

- Active Filters
- CD/DVD ROM
- ADC Buffer Amp
- Portable Video
- Current Sense Buffer

3 Description

Tools &

Software

The LMH6644-MIL true single supply voltage feedback amplifier offers high speed (130 MHz), low distortion (–62 dBc), and exceptionally high-output current (approximately 75 mA) at low cost and with reduced power consumption when compared against existing devices with similar performance.

Support &

Community


20

Input common mode voltage range extends to 0.5 V below V⁻ and 1 V from V⁺. Output voltage range extends to within 40 mV of either supply rail, allowing wide dynamic range especially desirable in low-voltage applications. The output stage is capable of approximately 75 mA in order to drive heavy loads. Fast output slew rate (130 V/µs) ensures large peak-to-peak output swings can be maintained even at higher speeds, resulting in exceptional full power bandwidth of 40 MHz with a 3-V supply. These characteristics, along with low cost, are ideal features for a multitude of industrial and commercial applications.

| Device Information | (1) |
|---------------------------|-----|
|---------------------------|-----|

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|------------|-------------------|
| LMH6644-MIL | SOIC (14) | 8.64 mm × 3.91 mm |
| | TSSOP (14) | 5.00 mm × 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Closed Loop Gain vs Frequency for Various Supplies



Table of Contents

| 1 | Feat | tures | 1 |
|---|------|---------------------------------------|---|
| 2 | Арр | lications | 1 |
| 3 | Des | cription | 1 |
| 4 | Rev | ision History | 2 |
| 5 | Des | cription (continued) | 3 |
| 6 | Pin | Configuration and Functions | 4 |
| 7 | Spe | cifications | 5 |
| | 7.1 | Absolute Maximum Ratings | 5 |
| | 7.2 | ESD Ratings | 5 |
| | 7.3 | Recommended Operating Conditions | |
| | 7.4 | Thermal Information | 5 |
| | 7.5 | 3-V Electrical Characteristics | 6 |
| | 7.6 | 5-V Electrical Characteristics | 8 |
| | 7.7 | ±5-V Electrical Characteristics 1 | 0 |
| | 7.8 | Typical Performance Characteristics 1 | 2 |
| 8 | Deta | ailed Description 2 | 1 |
| | 8.1 | Overview 2 | 1 |
| | | | |

| | 8.2 | Functional Block Diagram | 21 |
|----|-------|---|----|
| | 8.3 | Feature Description | 21 |
| | 8.4 | Device Functional Modes | 21 |
| 9 | Appl | ication and Implementation | 22 |
| | 9.1 | Application Information | 22 |
| | 9.2 | Typical Application | 22 |
| 10 | Pow | er Supply Recommendations | 24 |
| 11 | Layo | out | 25 |
| | 11.1 | Layout Guidelines | 25 |
| | 11.2 | Layout Example | 25 |
| 12 | Devi | ice and Documentation Support | 26 |
| | 12.1 | Receiving Notification of Documentation Updates | 26 |
| | | Community Resources | |
| | 12.3 | Trademarks | 26 |
| | 12.4 | Electrostatic Discharge Caution | 26 |
| | 12.5 | Glossary | 26 |
| 13 | | hanical, Packaging, and Orderable | |
| | Infor | mation | 26 |
| | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE | REVISION | NOTES |
|-----------|----------|------------------|
| June 2017 | * | Initial release. |




Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1-dB gain flatness up the 12 MHz under 150- Ω load and $A_V = +2$) with minimal peaking (typically 2-dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68 ns) and low distortion allows the device to operate well in an ADC buffer as well as high-frequency filter applications.

This device offers professional quality video performance with low differential gain (0.01%) and differential phase (0.01°) characteristics. Differential gain and differential phase characteristics are also well maintained under heavy loads (150 Ω) and throughout the output voltage range.

TEXAS INSTRUMENTS

www.ti.com

6 Pin Configuration and Functions



Pin Functions

| PIN | | I/O | DESCRIPTION |
|----------------|-----|-----|-------------------------|
| NAME | NO. | 1/0 | DESCRIPTION |
| –IN A | 2 | I | ChA inverting input |
| +IN A | 3 | I | ChA non-inverting input |
| –IN B | 6 | I | ChB inverting input |
| +IN B | 5 | I | ChB non-inverting input |
| –IN C | 9 | I | ChC inverting input |
| +IN C | 10 | I | ChC non-inverting input |
| –IN D | 13 | I | ChD inverting input |
| +IN D | 12 | I | ChD non-inverting input |
| OUT A | 1 | 0 | ChA output |
| OUT B | 7 | 0 | ChB output |
| OUT C | 8 | 0 | ChC output |
| OUT D | 14 | 0 | ChD output |
| V ⁻ | 11 | I | Negative supply |
| V ⁺ | 4 | I | Positive supply |



Specifications 7

Absolute Maximum Ratings⁽¹⁾⁽²⁾ 7.1

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---|--|--------------------|--|------|
| V _{IN} differential | | | ±2.5 | V |
| Output short circuit duration | | See ⁽³⁾ | and ⁽⁴⁾ | |
| Supply voltage $(V^+ - V^-)$ | | | 13.5 | V |
| Voltage at input/output pins | | | V ⁺ +0.8 V [−] -0.8 | V |
| Input current | | | ±10 | mA |
| Junction temperature ⁽⁵⁾ | | | +150 | °C |
| Coldering information | Infrared or convection reflow (20 s) | | 235 | °C |
| Soldering information | Wave soldering lead temperature (10 s) | | 260 | °C |
| Storage temperature range, T _{stg} | | | +150 | °C |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Output short circuit duration is infinite for $V_S < 6V$ at room temperature and below. For $V_S > 6V$, allowable short circuit duration is 1.5ms.

The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board. (5)

7.2 ESD Ratings

| | | | VALUE | UNIT |
|---|---|--|-------|------|
| V _(ESD) Electrostatic discharge ⁽¹⁾ | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽²⁾ | 2000 | | |
| | Electrostatic discharge ⁽¹⁾ | Machine model (MM) ⁽³⁾ | 200 | V |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽⁴⁾ | 1000 | v |

Human body model, 1.5 k Ω in series with 100 pF. Machine Model, 0 Ω in series with 200 pF. (1)

JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process. (2)

JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process. (3)

JEDEC document JEP157 states that 1000-V CDM allows safe manufacturing with a standard ESD control process. (4)

7.3 Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | MIN | MAX | UNIT |
|--|-----|------|------|
| Supply voltage $(V^+ - V^-)$ | 2.7 | 12.8 | V |
| Operating temperature range ⁽²⁾ | -40 | +85 | °C |

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for (1)which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board. (2)

7.4 Thermal Information

| | | LMH6644-MIL | | | | |
|----------------|---|-------------|---------|------|--|--|
| | THERMAL METRIC ⁽¹⁾ | D14A | PW14A | UNIT | | |
| | | 14 PINS | 14 PINS | | | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance ⁽²⁾ | 145 | 155 | °C/W | | |

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board. (2)

7.5 3-V Electrical Characteristics

Unless otherwise specified, all limits ensured for V⁺ = 3 V, V⁻ = 0 V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and $R_1 = 2 k\Omega$ to V⁺/2

| PARAMETER | | PARAMETER TEST CONDITIONS AT EXTREMES | | - | $V^+ = 3 V, V^- = 0$ $V_{CM} = V_0 = V^+/2$ $R_L = 2 k\Omega$ to V | | 2, V _{ID} | UNIT | |
|---------------------|---------------------------------|--|-----|-----|--|--------------------|--------------------|--------------------|--------|
| | | | MIN | TYP | MAX | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX ⁽¹⁾ | |
| BW | –3-dB BW | $A_V = +1, V_{OUT} = 200 \text{mV}_{PP}$ $A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$ | | | | 80 | 115 46 | | MHz |
| BW _{0.1dB} | 0.1-dB gain flatness | | | | | | 19 | | MHz |
| PBW | Full power bandwidth | $A_V = +1, -1dB, V_{OUT} = 1V_{PP}$ | | | | | 40 | | MHz |
| e _n | Input-referred voltage noise | f = 100kHz f = 1kHz | | | | | 17 48 | | nV/√Hz |
| i _n | Input-referred current noise | f = 100kHz f = 1kHz | | | | | 0.90 3.3 | | pA/√Hz |
| THD | Total harmonic distortion | f = 5MHz, V _O = 2V _{PP} , A _V = -1, R _L = 100Ω to V ⁺ /2 | | | | | -48 | | dBc |
| DG | Differential gain | V_{CM} = 1V, NTSC, A _V = +2 R _L =150 Ω to V ⁺ /2 | | | | | 0.17% | | |
| | Ũ | $R_L = 1k\Omega$ to V ⁺ /2 | | | | | 0.03% | | |
| DP | Differential phase | V_{CM} = 1V, NTSC, A_V = +2 R_L =150 Ω to V ⁺ /2 | | | | | 0.05 | | deg |
| | priase | $R_L = 1k\Omega$ to V ⁺ /2 | | | | | 0.03 | | |
| CT Rej. | Cross-talk rejection | f = 5MHz, receiver: $R_f = R_g = 510\Omega$, $A_V = +2$ | | | | | 47 | | dB |
| Τ _S | Settling time | $V_O = 2V_{PP}$, ±0.1%, 8pF Load, $V_S = 5V$ | | | | | 68 | | ns |
| SR | Slew rate (3) | $A_V = -1, V_I = 2V_{PP}$ | | | | 90 | 120 | | V/µs |
| V _{OS} | Input offset voltage | | | | ±7 | | ±1 | ±5 | mV |
| TC V_{OS} | Input offset average drift | See ⁽⁴⁾ | | | | | ±5 | | µV/°C |
| I _B | Input bias current | See ⁽⁵⁾ | | | -3.25 | | -1.50 | -2.60 | μA |
| I _{OS} | Input offset current | | | | 1000 | | 20 | 800 | nA |
| R _{IN} | Common-mode input resistance | | | | | | 3 | | MΩ |

All limits are ensured by testing or statistical analysis.
 Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

(4) (5) Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change. Positive current corresponds to current flowing into the device.



3-V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 3 V, V⁻ = 0 V, V_{CM} = V₀ = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and R_L = 2 k Ω to V⁺/2

| PARAMETER | | TEST CONDITIONS | | AT TEMPERATURE EXTREMES | | | $ \begin{array}{l} V^{+} = 3 \ V, \ V^{-} = 0 \ V, \\ V_{CM} = V_{O} = V^{+}\!/2, \ V_{ID} \\ R_{L} = 2 \ k\Omega \ to \ V^{+}\!/2 \end{array} $ | | |
|------------------|---|--|-----|-------------------------------|------|--------------------|--|--------------------|------|
| | | | MIN | TYP | MAX | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX ⁽¹⁾ | |
| C _{IN} | Common-mode input capacitance | | | | | | 2 | | pF |
| CMVR | Input common- mode voltage range | CMRR ≥ 50dB | 1.6 | | -0.1 | 1.8 | -0.5 2.0 | -0.2 | V |
| CMRR | Common-mode rejection ratio | V _{CM} Stepped from 0V to 1.5V | | | | 72 | 95 | | dB |
| | Large signal | | 75 | | | 80 | 96 | | dB |
| A _{VOL} | voltage gain | $V_{O} = 0.5V$ to 2.5V R _L = 150 Ω to V ⁺ /2 | 70 | | | 74 | 82 | | uБ |
| | Output swing | $R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = 200mV$ | | | | 2.90 | 2.98 | | V |
| V | high | $R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = 200mV$ | | | | 2.80 | 2.93 | | v |
| Vo | Output swing | $R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = -200mV$ | | | | | 25 | 75 | mV |
| | low | R_L = 150 Ω to V ⁺ /2, V_{ID} = -200mV | | | | | 75 | 150 | ΠV |
| | Output short | Sourcing to V ⁺ /2 V _{ID} = 200mV $^{(6)}$ | 35 | | | 50 | 95 | | mA |
| I _{SC} | circuit current | Sinking to V ⁺ /2 $V_{ID} = -200 \text{mV}^{(6)}$ | 40 | | | 55 | 110 | | IIIA |
| I _{OUT} | Output current | V _{OUT} = 0.5V from either supply | | | | | ±65 | | mA |
| +PSRR | Positive power supply rejection ratio | $V^+ = 3.0V$ to 3.5V, $V_{CM} = 1.5V$ | | | | 75 | 85 | | dB |
| I _S | Supply current (per channel) | No load | | | 4.50 | | 2.70 | 4.00 | mA |

(6) Short circuit test is a momentary test. See Note 7 under 5-V Electrical Characteristics.

SNOSD65-JUNE 2017

7.6 5-V Electrical Characteristics

Unless otherwise specified, all limits ensured for V⁺ = 5 V, V⁻ = 0 V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and R_L = 2 k Ω to V⁺/2

| PARAMETER | | TEST CONDITIONS | | EMPERA XTREME | | V ⁺ = V _{CM} = R _L = | UNIT | | | |
|--------------------------------|-------------------------------------|--|-----|------------------|-------|---|--------------------|--------------------|------------|--|
| | | | MIN | MIN TYP MA | | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX ⁽¹⁾ | | |
| BW | –3-dB BW | $A_V = +1$, $V_{OUT} = 200 m V_{PP}$ | | | | 90 | 120 | | MHz | |
| | | $A_V = +2, -1, V_{OUT} = 200 m V_{PP}$ | | | | | 46 | | | |
| $\mathrm{BW}_{0.1\mathrm{dB}}$ | 0.1-dB gain flatness | $A_V = +2, R_L = 150\Omega$ to V+/2, R _f = 402 Ω , V _{OUT} = 200mV _{PP} | | | | | 15 | | MHz | |
| PBW | Full power bandwidth | $A_V = +1, -1dB, V_{OUT} = 2V_{PP}$ | | | | | 22 | | MHz | |
| _ | Input-referred | f = 100kHz | | | | | 17 | | ···) / /·/ | |
| e _n voltage noise | | f = 1kHz | | | | | 48 | | nV/√Hz | |
| : | Input-referred | f = 100kHz | | | | | 0.90 | | pA/√Hz | |
| i _n | current noise | f = 1kHz | | | | | 3.3 | | ра/ чни | |
| THD | Total harmonic distortion | $f = 5MHz$, $V_O = 2V_{PP}$, $A_V = +2$ | | | | | -60 | | dBc | |
| DG Differential gain | | NTSC, $A_V = +2$ R _L =150 Ω to V ⁺ /2 | | | | | 0.16% | | | |
| | Ū | $R_L = 1k\Omega$ to V ⁺ /2 | | | | | 0.05% | | | |
| DP Differential | | NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2 | | | | | 0.05 | | deg | |
| | phase | $R_L = 1k\Omega$ to V ⁺ /2 | | | | | 0.01 | | | |
| CT Rej. | Cross-talk rejection | f = 5MHz, receiver: R _f = R _g = 510Ω, A _V = +2 | | | | | 47 | | dB | |
| T _S | Settling time | V _O = 2V _{PP} , ±0.1%, 8pF Load | | | | | 68 | | ns | |
| SR | Slew rate (3) | $A_V = -1$, $V_I = 2V_{PP}$ | | | | 95 | 125 | | V/µs | |
| V _{OS} | Input offset voltage | | | | ±7 | | ±1 | ±5 | mV | |
| TC V _{OS} | Input offset average drift | See ⁽⁴⁾ | | | | | ±5 | | µV/°C | |
| I _B | Input bias current | See ⁽⁵⁾ | | | -3.25 | | -1.70 | -2.60 | μA | |
| I _{OS} | Input offset current | | | | 1000 | | 20 | 800 | nA | |
| R _{IN} | Common-mode input resistance | | | | | | 3 | | MΩ | |
| C _{IN} | Common-mode input capacitance | | | | | | 2 | | pF | |
| | Input common- | | | | -0.1 | | -0.5 | -0.2 | | |
| CMVR | mode voltage range | CMRR ≥ 50dB | 3.6 | | | 3.8 | 4.0 | | V | |
| CMRR | Common-mode rejection ratio | V _{CM} Stepped from 0V to 3.5V | | | | 72 | 95 | | dB | |
| • | Large signal | $V_O = 0.5V \text{ to } 4.50V$ $R_L = 2k\Omega \text{ to } V^+/2$ | 82 | | | 86 | 98 | | | |
| A _{VOL} | voltage gain | $V_{O} = 0.5V$ to 4.25V R _L = 150 Ω to V ⁺ /2 | 72 | | | 76 | 82 | | dB | |

All limits are ensured by testing or statistical analysis. (1)

Typical values represent the most likely parametric norm. Slew rate is the average of the rising and falling slew rates. (2)

(3)

Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change. (4)

(5) Positive current corresponds to current flowing into the device.

8 Submit Documentation Feedback





5-V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 5 V, V⁻ = 0 V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and R_L = 2 k Ω to V+/2

| PARAMETER | | TEST CONDITIONS | AT TEMPERATURE EXTREMES | | | V ⁺ = V _{CM} = R _L = | UNIT | | |
|------------------|---|---|----------------------------|-----|------|---|--------------------|--------------------|----|
| | | | MIN | TYP | MAX | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX ⁽¹⁾ | |
| | Output swing | $R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = 200mV$ | | | | 4.90 | 4.98 | | V |
| V | high | $R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = 200mV$ | | | | 4.65 | 4.90 | | V |
| Vo | Output swing | $R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = -200mV$ | | | | | 25 | 100 | mV |
| | low | $R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV | | | | | 100 | 150 | mv |
| | Output short circuit current | Sourcing to V ⁺ /2 V _{ID} = 200mV $^{(6)(7)}$ | 40 | | | 55 | 115 | | 0 |
| I _{SC} | | Sinking to V ⁺ /2 V _{ID} = -200 mV ⁽⁶⁾⁽⁷⁾ | 55 | | | 70 | 140 | | mA |
| I _{OUT} | Output current | $V_{O} = 0.5V$ from either supply | | | | | ±70 | | mA |
| +PSRR | Positive power supply rejection ratio | V* = 4.0V to 6V | | | | 79 | 90 | | dB |
| I _S | Supply current (per channel) | No load | | | 5.00 | | 2.70 | 4.25 | mA |

(6)

Short circuit test is a momentary test. See Note 7. Output short circuit duration is infinite for $V_S < 6V$ at room temperature and below. For $V_S > 6V$, allowable short circuit duration is 1.5ms. (7)

7.7 ±5-V Electrical Characteristics

Unless otherwise specified, all limits ensured for V⁺ = 5 V, V⁻ = -5 V, V_{CM} = V₀ = 0 V, V_{ID} (input differential voltage) as noted (where applicable) and $R_1 = 2 k\Omega$ to ground

| PARAMETER | | TEST CONDITIONS | | MPERATU TREMES | JRE | V ⁺ = V _{CM} : | UNIT | | |
|--------------------------------|-------------------------------------|---|-----|-------------------|-------|---------------------------------------|--------------------|--------------------|--------------------|
| | | | MIN | TYP | MAX | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX ⁽¹⁾ | |
| | | $A_V = +1, V_{OUT} = 200 mV_{PP}$ | | | | 95 | 130 | | N 41 1- |
| BW | –3-dB BW | $A_V = +2, -1, V_{OUT} = 200 mV_{PP}$ | | | | | 46 | | MHz |
| $\mathrm{BW}_{0.1\mathrm{dB}}$ | 0.1-dB gain flatness | | | | | | 12 | | MHz |
| PBW | Full power bandwidth | A_V = +1, -1dB, V_{OUT} = 2 V_{PP} | | | | | 24 | | MHz |
| 0 | Input-referred | f = 100kHz | | | | | 17 | | nV/√ Hz |
| e _n voltage noise | | f = 1kHz | | | | | 48 | | |
| in Input-referred | | f = 100kHz | | | | | 0.90 | | pA/√Hz |
| 'n | current noise f = 1kHz | | | | | | 3.3 | | раляни |
| THD | Total harmonic distortion | f = 5MHz, $V_O = 2V_{PP}$, $A_V = +2$ | | | | | -62 | | dBc |
| DG | Differential gain | NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2 | | | | | 0.15% | | |
| | | $R_L = 1k\Omega$ to V ⁺ /2 | | | | | 0.01% | | |
| DP Differential | | NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2 | | | | 0.04 | | | deg |
| | phase | $R_L = 1k\Omega$ to V ⁺ /2 | | | | 0.01 | | | 0 |
| CT Rej. | Cross-talk rejection | f = 5MHz, receiver: R _f = R _g = 510 Ω , A _V = +2 | | | | | 47 | | dB |
| Τ _S | Settling time | $V_O = 2V_{PP}, \pm 0.1\%, 8pF Load, V_S = 5V$ | | | | | 68 | | ns |
| SR | Slew rate (3) | $A_V = -1$, $V_I = 2V_{PP}$ | | | | 100 | 135 | | V/µs |
| V _{OS} | Input offset voltage | | | | ±7 | | ±1 | ±5 | mV |
| TC V _{OS} | Input offset average drift | See ⁽⁴⁾ | | | | | ±5 | | µV/°C |
| I _B | Input bias current | See ⁽⁵⁾ | | | -3.25 | | -1.60 | -2.60 | μA |
| I _{OS} | Input offset current | | | | 1000 | | 20 | 800 | nA |
| R _{IN} | Common-mode input resistance | | | | | | 3 | | MΩ |
| C _{IN} | Common-mode input capacitance | | | | | | 2 | | pF |
| 0.0 | Input common- | | | | -5.1 | -5.5 -5.2 | | -5.2 | |
| CMVR | mode voltage range | CMRR ≥ 50dB | 3.6 | | | 3.8 | 4.0 | | V |
| CMRR | Common-mode rejection ratio | V _{CM} Stepped from –5V to 3.5V | | | | 74 | 95 | | dB |

(1)

(2)

All limits are ensured by testing or statistical analysis. Typical values represent the most likely parametric norm. Slew rate is the average of the rising and falling slew rates. (3)

Offset voltage average drift determined by dividing the change in Vos at temperature extremes by the total temperature change. (4)

(5) Positive current corresponds to current flowing into the device.




±5-V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 5 V, V⁻ = -5 V, V_{CM} = V_O = 0 V, V_{ID} (input differential voltage) as noted (where applicable) and R_L = 2 k Ω to ground

| | PARAMETER | TEST CONDITIONS | | MPERATU TREMES | JRE | V ⁺ = V _{CM} : | UNIT | | |
|------------------|---------------------------------|--|-----|-------------------|------|---------------------------------------|--------------------|--------------------|-----|
| | | | MIN | TYP | MAX | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX ⁽¹⁾ | |
| A _{VOL} | Large signal | | 84 | | | 88 | 96 | | dB |
| | voltage gain | | 74 | | | 78 | 82 | | uВ |
| N | Output swing | $R_L = 2k\Omega, V_{ID} = 200mV$ | | | | 4.90 | 4.96 | | V |
| | high | $R_{L} = 150\Omega, V_{ID} = 200mV$ | | | | 4.65 | 4.80 | | v |
| Vo | Output swing | $R_L = 2k\Omega, V_{ID} = -200mV$ | | | | | -4.96 | -4.90 | V |
| | low | $R_{L} = 150\Omega, V_{ID} = -200mV$ | | | | | -4.80 | -4.65 | v |
| | Output short | Sourcing to ground $V_{ID} = 200 \text{mV}^{(6)(7)}$ | 35 | | | 60 | 115 | | ~ ^ |
| I _{SC} | circuit current | Sinking to ground $V_{ID} = -200 \text{mV}^{(6)(7)}$ | 65 | | | 85 | 145 | | mA |
| I _{OUT} | Output current | $V_{O} = 0.5V$ from either supply | | | | ±75 | | | mA |
| PSRR | Power supply rejection ratio | (V ⁺ , V [−]) = (4.5V, −4.5V) to (5.5V, −5.5V) | | | | 78 | 90 | | dB |
| I _S | Supply current (per channel) | No load | | | 5.50 | | 2.70 | 4.50 | mA |

(6) Short circuit test is a momentary test. See $^{(7)}$. (7) Output short circuit duration is infinite for V_S < 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.


7.8 Typical Performance Characteristics






Typical Performance Characteristics (continued)

V⁺ = +5 V, V⁻ = -5 V, R_F = R_L = 2 k Ω , unless specified otherwise.




Typical Performance Characteristics (continued)

V⁺ = +5 V, V⁻ = -5 V, R_F = R_L = 2 k Ω , unless specified otherwise.






Typical Performance Characteristics (continued)




Typical Performance Characteristics (continued)





Typical Performance Characteristics (continued)




LMH6644-MIL

SNOSD65-JUNE 2017

www.ti.com


Typical Performance Characteristics (continued)







Typical Performance Characteristics (continued)

V⁺ = +5 V, V⁻ = -5 V, R_F = R_L = 2 k Ω , unless specified otherwise.



Typical Performance Characteristics (continued)







8

8.1 Overview

The LMH6644-MIL is based on proprietary VIP10 dielectrically isolated bipolar process. This device architecture features the following:

- Complimentary bipolar devices with exceptionally high ft (~8 GHz) even under low-supply voltage (2.7 V) and low-bias current.
- A class A-B turn-around stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75-mA output current (at 0.5 V from the supply rails) • while consuming only 2.7 mA of total supply current per channel. This architecture allows output to reach within mV of either supply rail.
- Consistent performance over the entire operating supply voltage range with little variation for the most • important specifications (for example, BW, SR, I_{OUT}, and so forth)
- Significant power saving (~40%) compared to competitive devices on the market with similar performance. •

8.2 Functional Block Diagram




Figure 54. Input Equivalent Circuit

8.3 Feature Description

The LMH6644-MIL is a drop-in replacement for the AD805X family of high-speed op amps in most applications. In addition, the LMH6644-MIL will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's specified parameters are included in the list of LMH6644-MIL ensured specifications in order to ensure equal or better level of performance. However, as in most highperformance parts and due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

8.4 Device Functional Modes

With 3-V supplies and a common-mode input voltage range that extends 0.5 V below V⁻, the LMH6644-MIL find applications in low voltage/low power applications. Even with 3-V supplies, the -3dB BW (@ A_V = +1) is typically 115 MHz with a tested limit of 80 MHz. Production testing guarantees that process variations will not compromise speed. High-frequency response is exceptionally stable, confining the typical -3dB BW over the industrial temperature range to $\pm 2.5\%$.

As seen in Typical Performance Characteristics, the LMH6644-MIL output current capability (~75 mA) is enhanced compared to AD805X. This enhancement increases the output load range, adding to the LMH6644-MIL's versatility. Since LMH6644-MIL is capable of high-output current, device junction temperature should not to exceed the Absolute Maximum Ratings.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This device was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See Figure 56.

However, if the input voltage range of -0.5 V to 1 V from V⁺ is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below 10 mA.

Output overdrive recovery time is less than 100 ns as can be seen in Figure 57.

9.2 Typical Application




Figure 55. Single-Supply Photodiode I-V Converter

9.2.1 Design Requirements

The circuit shown in Figure 55 is used to amplify the current from a photodiode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high-slew-rate limit and high speed, the LMH6644-MIL lends itself well to such an application. This circuit achieves approximately 1 V/mA of transimpedance gain and capable of handling up to 1 mApp from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode (Cd) from the op amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5-V single supply, the device input/output is shifted to near half supply using a voltage divider from VCC. Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.



Typical Application (continued)

9.2.1.1 Input and Output Topology

All input / output pins are protected against excessive voltages by ESD diodes connected to V⁺ and V⁻ rails (see Figure 54). These diodes start conducting when the input / output pin voltage approaches 1 V_{be} beyond V⁺ or V⁻ to protect against over voltage. These diodes are normally reverse biased. Further protection of the inputs is provided by the two resistors (R in Figure 54), in conjunction with the string of anti-parallel diodes connected between both bases of the input stage. The combination of these resistors and diodes reduces excessive differential input voltages approaching 2 V_{be}. This occurs most commonly when the device is used as a comparator (or with little or no feedback) and the device inputs no longer follow each other. In such a case, the diodes may conduct. As a consequence, input current increases and the differential input voltage is clamped. It is important to make sure that the subsequent current flow through the device input pins does not violate the Absolute Maximum Ratings of the device. To limit the current through this protection circuit, extra series resistors can be placed. Together with the built-in series resistors of several hundred ohms, these external resistors can limit the input current to a safe number (that is, less than 10 mA). Be aware that these input series resistors may impact the switching speed of the device and could slow down the device.

9.2.1.2 Single-Supply, Low-Power Photodiode Amplifier

The circuit shown in Figure 55 is used to amplify the current from a photodiode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH6644-MIL lends itself well to such an application.

This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to $1mA_{pp}$ from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode (C_d) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single-supply operation. With 5-V single supply, the device input/output is shifted to near half supply using a voltage divider from V_{CC}. Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an R_f is selected, there is a need for C_f in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together (C_{IN}) will cause additional phase shift to the signal fed back to the inverting node. C_f will function as a zero in the feedback path counteracting the effect of the C_{IN} and acting to stabilized the circuit. By proper selection of C_f such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin.

$$C_F = \sim \text{SQRT} \left[(C_{IN}) / (2\pi \cdot \text{GBWP} \cdot \text{R}_F) \right]$$

where

GBWP is the Gain Bandwidth Product of the Op Amp

Optimized as such, the I-V converter will have a theoretical pole, fp, at:

$$f_{P} = SQRT \left[GBWP / (2\pi R_{F} \cdot C_{IN}) \right]$$

(2)

(3)

(1)

With op amp input capacitance of 3 pF and an estimate for Q1 output capacitance of about 3 pF as well, $C_{IN} = 6$ pF. From the typical performance plots, GBWP is approximately 57 MHz. Therefore, with $R_f = 1k$, from Equation 1 and Equation 2:

$$C_f = \sim 4.1 \text{ pF}$$
 and $f_p = 39 \text{ MHz}$

For this example, optimum C_f was empirically determined to be around 5 pF. This time domain response is shown in Figure 58 below showing about 9-ns rise/fall times, corresponding to about 39 MHz for f_p . The overall supply current from the +5 V supply is around 5 mA with no load.




Typical Application (continued)

9.2.2 Detailed Design Procedure

No matter how low an Rf is selected, there is a need for C_f in order to stabilize the circuit. The reason for this is that the op amp input capacitance and Q1 equivalent collector capacitance together (C_{IN}) will cause additional phase shift to the signal fed back to the inverting node. C_f will function as a zero in the feedback path counteracting the effect of the C_{IN} and acting to stabilized the circuit. By proper selection of C_f such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin where GBWP is the Gain Bandwidth Product of the Op Amp, optimized as such, the I-V converter will have a theoretical pole, fp, at: (2) With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3 pF as well, $C_{IN} = 6$ pF. From the typical performance plots, GBWP is approximately 57 MHz. Therefore, with Rf = 1k, from Equation 2 and Equation 3 : $C_f = ~4.1$ pF and fp = 39 MHz.

For this example, optimum C_f was empirically determined to be around 5 pF. This time domain response is shown in Figure 58 showing about 9 ns rise/fall times, corresponding to about 39 MHz for fp. The overall supply current from the +5-V supply is around 5 mA with no load.



9.2.3 Application Curves

10 Power Supply Recommendations

The LMH6644-MIL device can operate off a single supply or with dual supplies. The input CM capability of the parts (CMVR) extends all the way down to the V– rail to simplify single supply applications. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.



11 Layout

11.1 Layout Guidelines

Generally, a good high-frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15, "Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers", SNOA367, for more information). Texas Instruments suggests the following evaluation boards as a guide for high-frequency layout and as an aid in device testing and characterization:

| DEVICE | PACKAGE | EVALUATION BOARD PN |
|-----------|--------------|---------------------|
| LMH6644MA | 14-Pin SOIC | LMH730231 |
| LMH6644MT | 14-Pin TSSOP | LMH730131 |

Table 1. Printed Circuit Board Layout And Component Values

Another important parameter in working with high-speed and high-performance amplifiers is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

11.2 Layout Example




Figure 59. LMH6644-MIL Layer 1




Figure 60. LMH6644-MIL Layer 2

<u>www.ti.</u>com

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



29-Jun-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| LMH6644 MDC | ACTIVE | DIESALE | Y | 0 | 100 | Green (RoHS & no Sb/Br) | Call TI | Level-1-NA-UNLIM | -40 to 85 | | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated