









DCH010505D, DCH010505S DCH010512D, DCH010512S DCH010515D, DCH010515S

SBVS073I - NOVEMBER 2006-REVISED NOVEMBER 2016



# DCH0105xxx Miniature, 1-W, 3-kV Isolated Unregulated DC/DC Converters

#### 1 Features

- Up To 78% Efficiency
- 3-kVDC Isolation (Operational)
- UL60950 Certified Product
- · Industry Standard Footprint
- JEDEC 7-Pin SIP Package

## 2 Applications

- Point-of-Use Power Conversions
- Ground Loop Eliminations
- Data Acquisitions
- Industrial Control and Instrumentation
- Test Equipment™

## 3 Description

The DCH010505, DCH010512, and DCH010515 devices are a family of miniature, 1-W, 3-kV isolated DC/DC converters. Featured in an industry standard 7-pin SIP package, the DCH01 series requires minimal external components, reducing board space. The DCH01 series provides both single and dual split-supply outputs.

The use of a highly integrated package design results in highly reliable products with high power densities. High performance and small size makes the DCH01 suitable for a wide range of applications including signal chain applications and ground loop elimination.

#### **WARNING**


This product has operational isolation and is intended for signal isolation only. It must not be used as a part of a safety isolation circuit requiring reinforced isolation. See definitions in *Feature Description*.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DCH0105xx	EDJ-Single (7)	19.50 mm × 10.00 mm		
DCHUTUSXX	EDJ-Dual (7)	19.50 mm × 10.00 mm		


(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Single-Output Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### **Dual-Output Block Diagram**



Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1	Features 1		8.3 Feature Description	10
2	Applications 1	9	Application and Implementation	12
3	Description 1		9.1 Application Information	12
4	Revision History2		9.2 Typical Application	15
5	Device Comparison Tables 3	10	Power Supply Recommendations	16
6	Pin Configuration and Functions	11	Layout	16
7	Specifications4		11.1 Layout Guidelines	16
•	7.1 Absolute Maximum Ratings		11.2 Layout Example	16
	7.2 ESD Ratings	12	Device and Documentation Support	
	7.3 Recommended Operating Conditions		12.1 Related Links	17
	7.4 Thermal Information		12.2 Receiving Notification of Documentation Update	s 17
	7.5 Electrical Characteristics		12.3 Community Resources	17
	7.6 Typical Characteristics		12.4 Trademarks	17
8	Detailed Description 10		12.5 Electrostatic Discharge Caution	17
•	8.1 Overview		12.6 Glossary	17
	8.2 Functional Block Diagrams	13	Mechanical, Packaging, and Orderable Information	17

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision H (January 2009) to Revision I

Page

•	Added ESD Ratings table, Feature Description section, Application and Implementation section, Power Supply
	Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
	Packaging, and Orderable Information section
•	Changed Ordering Information to Device Comparison Tables
•	Deleted Wave soldering temperature (260°C maximum) from Absolute Maximum Ratings table
•	Added Thermal Information table
•	Added Isolation subsection to the Feature Description



# 5 Device Comparison Tables

### **Table 1. DCH01 Products**


MODEL	INPUT VOLTAGE (V)	OUTPUT VOLTAGE (V)	OUTPUT CURRENT (mA)	OUTPUT POWER (W)	ISOLATION VOLTAGE (kVDC)	PACKAGE-LEAD
DCH010505S	5 ± 10%	5	200	1	3	SIP-7
DCH010512S	5 ± 10%	12	83	1	3	SIP-7
DCH010515S	5 ± 10%	15	67	1	3	SIP-7
DCH010505D	5 ± 10%	±5	±100	1	3	SIP-7
DCH010512D	5 ± 10%	±12	±42	1	3	SIP-7
DCH010515D	5 ± 10%	±15	±33	1	3	SIP-7

### **Table 2. Part Numbering Scheme**


PRODUCT LINE	POWER	INPUT VOLTAGE	OUTPUT VOLTAGE	SINGLE/DUAL	PACKAGE	PIN CONFIG	TRANSPORT MEDIA
DCH	01	05	05	S	N	7	
			05 = 5 V	S = Single			
H = 3 kV, unregulated output	01 = 1 W	05 = 5 V	12 =12 V	D = Dual	N = SIP Thru-hole	7 = SIP-7	Blank = Tray
			15 = 15 V				

# 6 Pin Configuration and Functions

EDJ Package 7-Pin SIP (Single) Top View



EDJ Package 7-Pin SIP (Dual) Top View



#### **Pin Functions**

	PIN		1/0	DESCRIPTION
NAME	EDJ (SINGLE)	EDJ (DUAL)	I/O	DESCRIPTION
-V <sub>I</sub>	2	2	1	Input side common
+V <sub>I</sub>	1	1	I	Voltage input
-V <sub>O</sub>	5	5	0	-Voltage out
+V <sub>O</sub>	7	7	0	+Voltage out
СОМ	_	6	_	Output side common



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Input voltage (5-V input models)		7	V
Storage temperature, T <sub>stg</sub>	-55	125	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Flactroatatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
+V <sub>I</sub>	Input voltage	4.5	5.5	V
TA	Operating ambient temperature	-40	85	°C

#### 7.4 Thermal Information

		DCH01		
	THERMAL METRIC <sup>(1)</sup>	EDJ (SIP-SINGLE)	EDJ (SIP-DUAL)	UNIT
		7 PINS	7 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66	66	°C/W
ΨЈТ	Junction-to-top characterization parameter	3	3	°C/W
ΨЈВ	Junction-to-board characterization parameter	66	66	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.




### 7.5 Electrical Characteristics

	PARAMETER	TEST CONDI	TIONS	MIN TYP	MAX	UNIT
VI	Input voltage	All devices nominal		5		V
			DCH010505S	5.1		
			DCH010505D	±5.2		V
.,	Output walks as	100% load <sup>(1)</sup>	DCH010512S	12.4		
$V_{NOM}$	Output voltage	100% load 17	DCH010512D	±12.5		
			DCH010515S	15.2		
			DCH010515D	±15.3		
			DCH010505S	10%		
			DCH010505D	9%		
	Lood regulation	10% to 100% load <sup>(2)</sup>	DCH010512S	6%		
	Load regulation	10% to 100% load (-)	DCH010512D	5%		
			DCH010515S	6%		
			DCH010515D	5%		
			DCH010505S	35		
	Output ripple		DCH010505D	20		mV <sub>PP</sub>
		1000( 1 0 4 D(1)	DCH010512S	18		
	Output ripple	100% LOAD <sup>(1)</sup>	DCH010512D	19		
			DCH010515S	31		
			DCH010515D	22		
			DCH010505x	60		mA
IQ	Input current	No load; 0% load	DCH010512x	65		
			DCH010515x	65		
			DCH010505x	72%		
			DCH010512S	74%		
	Efficiency	100% load <sup>(1)</sup>	DCH010512D	75%		
			DCH010515S	75%		
			DCH010515D	76%		
C	Parrier conscitance	DCH010505x & DCH010515x		3		pF
C <sub>ISO</sub>	Barrier capacitance	DCH010512x	DCH010512x			рг
	Output nower	100% full load			1 <sup>(3)</sup>	W
	Output power	Over current duration (3)			1	sec
	Input voltage on V <sub>I</sub>			-10%	10%	
	Isolation voltage	100% tested for 1 second		3.5		kVDC
	Line regulation	1% change in V <sub>I</sub>		1%		
	Switching frequency (f <sub>SW</sub> )			70		kHz
	Calculated reliability	Per Telcordia SR-332, 50% stress,	Single output	18		EITC
	Calculated reliability	T <sub>A</sub> = 40°C	Dual output	22		FITS

 <sup>(1) 100%</sup> load current = 1 W / V<sub>NOM</sub> typical.
 (2) Load regulation = (V<sub>O</sub> at 10% load - V<sub>O</sub> at 100% load) / V<sub>O</sub> at 100% load.
 (3) This converter does not have continuous over-current protection.




### 7.6 Typical Characteristics






## **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**



### 8 Detailed Description

#### 8.1 Overview

The DCH01 series of DC/DC converters are 100% production tested at 3.5 kVDC for 1 second. The isolation test voltage represents an operational isolation to transient voltages and must not be relied upon for safety isolation.

The continuous voltage that can be applied across the DCH01 during normal operation must be < 60 VDC (within SELV limits).

#### 8.1.1 Repeated High-Voltage Isolation Testing

Repeated high-voltage isolation testing can degrade the isolation capability of the DCH01.

### 8.2 Functional Block Diagrams





Figure 20. Single-Output Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 21. Dual-Output Block Diagram

### 8.3 Feature Description

#### 8.3.1 Isolation

Underwriters Laboratories (UL)™ defines several classes of isolation that are used in modern power supplies.

Safety extra low voltage (SELV) is defined by UL (UL1950 E199929) as a secondary circuit which is so designated and protected that under normal and single fault conditions the voltage between any two accessible parts, or between an accessible part and the equipment earthing terminal for operational isolation does not exceed steady state 42-V peak or  $60\text{ V}_{DC}$  for more than 1 second.



### **Feature Description (continued)**

#### 8.3.1.1 Operation or Functional Isolation

Operational or functional isolation is defined by the use of a high-potential (hipot) test only. Typically, this isolation is defined as the use of insulated wire in the construction of the transformer as the primary isolation barrier. The hipot one-second duration test (dielectric voltage, withstand test) is a production test used to verify that the isolation barrier is functioning. Products with operational isolation must never be used as an element in a safety-isolation system.

#### 8.3.1.2 Basic or Enhanced Isolation

Basic or enhanced isolation is defined by specified creepage and clearance limits between the primary and secondary circuits of the power supply. Basic isolation is the use of an isolation barrier in addition to the insulated wire in the construction of the transformer. Input and output circuits must also be physically separated by specified distances.

#### 8.3.1.3 Continuous Voltage

For a device that has no specific safety agency approvals (operational isolation), the continuous voltage that can be applied across the part in normal operation is less than 42.4  $V_{RMS}$  or 60  $V_{DC}$ . Ensure that both input and output voltages maintain normal SELV limits. The isolation test voltage represents a measure of immunity to transient voltages.

#### **WARNING**

Do not use the device as an element of a safety isolation system when SELV is exceeded.

If the device is expected to function correctly with more than  $42.4~V_{RMS}$  or  $60~V_{DC}$  applied continuously across the isolation barrier, then the circuitry on both sides of the barrier must be regarded as operating at an unsafe voltage. Further isolation or insulation systems must form a barrier between these circuits and any user-accessible circuitry according to safety standard requirements.

#### 8.3.1.4 Isolation Voltage

Hipot test, flash-tested, withstand voltage, proof voltage, dielectric withstand voltage, and isolation test voltage are all terms that relate to the same thing: a test voltage applied for a specified time across a component designed to provide electrical isolation to verify the integrity of that isolation. TI's DCH01 series of dc-dc converters are all 100% production tested at 3.5 kV<sub>DC</sub> for 1 second.

#### 8.3.1.5 Repeated High-Voltage Isolation Testing

Repeated high-voltage isolation testing of a barrier component can degrade the isolation capability, depending on materials, construction, and environment. The DCH01 series of dc-dc converters have toroidal, enameled, wire isolation transformers with no additional insulation between the primary and secondary windings. While a device can be expected to withstand several times the stated test voltage, the isolation capability depends on the wire insulation. Any material, including this enamel (typically polyurethane), is susceptible to eventual chemical degradation when subject to very-high applied voltages. Therefore, strictly limit the number of high-voltage tests and repeated high-voltage isolation testing. However, if it is absolutely required, reduce the voltage by 20% from specified test voltage with a duration limit of 1 second per test.

# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Optional Input and Output Filters

DCH01 power modules include internal input and output ceramic capacitors in all their designs. However, some applications require much lower levels of either input reflected or output ripple or noise. This application note describes various filters and design techniques found to be successful in reducing both input and output ripple or noise.

### 9.1.1.1 Input and Output Capacitors

The easiest way to reduce output ripple and noise is to add 1 or more ceramic capacitors each with a value of 4.7-μF or greater. Ceramic capacitors must be placed close to the output power terminals. A single 4.7-μF ceramic capacitor reduces the output ripple or noise by 10% to 30%.

Switching regulators draw current from the input line in pulses at their operating frequency. The amount of reflected (input) ripple or noise generated is directly proportional to the equivalent source impedance of the power source including the impedance of any input lines. The addition of a 4.7-µF ceramic capacitor, near the input power pins, reduces reflected conducted ripple or noise by 30% to 50%.

The recommended maximum capacitive load on the output of the DCH01 is 100 μF (non-ceramic).

#### 9.1.1.2 $\pi$ Filters

If a further reduction in ripple or noise level is required for an application, higher order filters must be used. A  $\pi$  (pi) filter, employing a ferrite bead inductor in series with the input or output terminals of the regulator reduces the ripple or noise by at least 15-20 db (see Figure 22 and Figure 23). Ceramic capacitors are required for the inductor to be effective in reduction of ripple and noise.

These inductors plus ceramic capacitors form an excellent filter because of the rejection at the switching frequency. The placement of this filter is critical. It must be located as close as possible to the input or output pins to be efffective. The ferrite bead is small (5.1 mm x 3 mm), easy to use, low cost, and has low dc resistance. Fair-Rite manufactures a surface-mount bead (part number 2773019447) or through hole (part number 2673000701) rated to 5 A. Inductors with a value from 1  $\mu$ H to 5  $\mu$ H can be used in place of the ferrite bead inductor.




Figure 22. DCH01 Series  $\pi$  Filter



### **Application Information (continued)**




Figure 23. DCH01 Series  $\pi$  Filter (5 V at 1 W)

### 9.1.2 Start-Up

See Figure 24 for startup waveforms.




Figure 24. Startup Waveforms

#### 9.1.3 Connecting the DCH01 in Series

It is possible to connect the outputs of multiple DCH01s in series to provide non-standard voltage rails. The outputs of dual output DCH01 versions can also be connected in series to provide 2  $\times$  the magnitude of  $V_O$  (as shown in Figure 25). For example, a dual 5-V DCH01 could be connected to provide a 10-V rail.





Figure 25. Connecting Dual Outputs in Series

### 9.1.4 Connecting the DCH01 in Parallel

If the output power from 1 DCH01 is not sufficient, it is possible to parallel the outputs of multiple DCH01s (as shown in Figure 26).



Copyright © 2016, Texas Instruments Incorporated

Figure 26. Connecting Multiple DCH01s in Parallel



### 9.2 Typical Application




Figure 27. Typical Application Schematic

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 and follow the procedures in *Detailed Design Procedure*.

**Table 3. Design Example Parameters** 

	PARAMETER	VALUE
+V <sub>I</sub>	Input voltage	5 V
+V <sub>O</sub>	Output voltage	5 V
I <sub>OUT</sub>	Output current rating	200 mA

#### 9.2.2 Detailed Design Procedure


### 9.2.2.1 Input Capacitor

For any DCH01 design, select a 2.2-μF, low-ESR, ceramic input capacitor to ensure a good startup performance.

#### 9.2.2.2 Output Capacitor

For any DCH01 design, select a 4.7-μF, low-ESR, ceramic output capacitor to reduce output ripple.

### 9.2.3 Application Curves



### 10 Power Supply Recommendations

The DCH01 is a switching power supply, and as such can place high peak current demands on the input supply. In order to avoid the supply falling momentarily during the fast switching pulses, ground and power planes must be used to connect the power to the input of DCH01. If this connection is not possible, then the supplies must be connected in a star formation with the traces made as wide as possible.

### 11 Layout

### 11.1 Layout Guidelines

Carefully consider the layout of the PCB in order for the best results to be obtained.

Input and output power and ground planes provide a low-impedance path for the input and output power. For the output, the positive and negative voltage outputs conduct through wide traces to minimize losses.

A good-quality, low-ESR, ceramic capacitor placed as close as practical across the input reduces reflected ripple and ensure a smooth start-up.

The location of the decoupling capacitors in close proximity to their respective pins ensures low losses due to the effects of stray inductance, thus improving the ripple performance. This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.

#### 11.2 Layout Example




Figure 30. DCH01 Single Output Layout (Component-Side View)





Figure 31. DCH01 Single Output Layout (Non-Component-Side View)



### 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DCH010505D	Click here	Click here	Click here	Click here	Click here
DCH010505S	Click here	Click here	Click here	Click here	Click here
DCH010512D	Click here	Click here	Click here	Click here	Click here
DCH010512S	Click here	Click here	Click here	Click here	Click here
DCH010515D	Click here	Click here	Click here	Click here	Click here
DCH010515S	Click here	Click here	Click here	Click here	Click here

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

Test Equipment, E2E are trademarks of Texas Instruments. Underwriters Laboratories (UL) is a trademark of UL LLC. All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





27-Apr-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	, acting to the	Drawing		Qty	(2)	(6)	(3)		(4/5)	
DCH010505DN7	ACTIVE	SIP MODULE	EDJ	5	70	RoHS (In Work) & Green (In Work)	Call TI	N / A for Pkg Type	-40 to 85		Samples
DCH010505SN7	ACTIVE	SIP MODULE	EDJ	4	70	RoHS (In Work) & Green (In Work)	Call TI	N / A for Pkg Type	-40 to 85		Samples
DCH010512DN7	ACTIVE	SIP MODULE	EDJ	5	70	RoHS (In Work) & Green (In Work)	Call TI	N / A for Pkg Type	-40 to 85		Samples
DCH010512SN7	ACTIVE	SIP MODULE	EDJ	4	70	RoHS (In Work) & Green (In Work)	Call TI	N / A for Pkg Type	-40 to 85		Samples
DCH010515DN7	ACTIVE	SIP MODULE	EDJ	5	70	RoHS (In Work) & Green (In Work)	Call TI	N / A for Pkg Type	-40 to 85		Samples
DCH010515SN7	ACTIVE	SIP MODULE	EDJ	4	70	RoHS (In Work) & Green (In Work)	Call TI	N / A for Pkg Type	-40 to 85		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **PACKAGE OPTION ADDENDUM**

27-Apr-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# EDJ (R-PDSS-T5)

# DOUBLE SIDED MODULE



NOTES:

- All linear dimensions are in inches (mm).

- All linear almensions are in inches (mm).

  B. This drawing is subject to change without notice.

  C. 2 place decimals are ±0.030 (±0,76mm).

  D. 3 place decimals are ±0.010 (±0,25mm).

  E. Recommended keep out area for user components.

  F. Pins are 0.020" (0,51) x 0.025" (0,64).


  G. All pins: Material Copper Alloy

Finish - Tin (100%) over Nickel plate



# EDJ (R-PDSS-T4)

# DOUBLE SIDED MODULE



NOTES:

- All linear dimensions are in inches (mm).

- All linear almensions are in inches (mm).

  B. This drawing is subject to change without notice.

  C. 2 place decimals are ±0.030 (±0,76mm).

  D. 3 place decimals are ±0.010 (±0,25mm).

  E. Recommended keep out area for user components.

  F. Pins are 0.020" (0,51) x 0.025" (0,64).

  G. All pins: Material Copper Alloy

Finish - Tin (100%) over Nickel plate



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.