

# ON Semiconductor® FSL106HR Green Mode Power Switch

### Features

- Internal Avalanche-Rugged SenseFET (650V)
- Under 50mW Standby Power Consumption at 265V<sub>AC</sub>, No-load Condition with Burst Mode
- Precision Fixed Operating Frequency with Frequency Modulation for Attenuating EMI
- Internal Startup Circuit
- Built-in Soft-Start: 20ms
- Pulse-by-Pulse Current Limiting
- Various Protections: Over-Voltage Protection (OVP), Overload Protection (OLP), Output-Short Protection (OSP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown Function with Hysteresis (TSD)
- Auto-Restart Mode
- Under-Voltage Lockout (UVLO)
- Low Operating Current: 1.8mA
- Adjustable Peak Current Limit

### **Applications**

- SMPS for VCR, STB, DVD, & DVCD Players
- SMPS for Home Appliance
- Adapter

## Description

The FSL106HR integrated Pulse Width Modulator (PWM) and SenseFET is specifically designed for highperformance offline Switch-Mode Power Supplies (SMPS) with minimal external components. FSL106HR includes integrated high-voltage power switching regulators that combine an avalanche-rugged SenseFET with a current-mode PWM control block.

The integrated PWM controller includes: Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), a frequency generator for EMI attenuation, an optimized gate turn-on/turn-off driver, Thermal Shutdow n (TSD) protection, and temperaturecompensated precision current sources for loop compensation and fault protection circuitry. The FSL106HR offers good soft-start performance. When compared to a discrete MOSFET and controller or RCC switching converter solution, the FSL106HR reduces total component count, design size, and weight; while increasing efficiency, productivity, and system reliability. This device provides a basic platform that is well suited for the design of cost-effective flyback converters.

Maximum Output Power <sup>(1)</sup>							
230V <sub>AC</sub> ± 15% <sup>(2)</sup>		85-265V <sub>AC</sub>					
Adapter <sup>(3)</sup>	Open Frame	Adapter <sup>(3)</sup>	Open Frame				
9W	13W	8W	10W				

Notes:


1. The junction temperature can limit the maximum output pow er.

2.  $230V_{AC}$  or  $100/115V_{AC}$  with doubler.

3. Typical continuous pow er in a non-ventilated enclosed adapter measured at 50°C ambient.

### **Ordering Information**

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method		
FSL106HR	-40 to 105°C	FSL106HR	8-Lead, Dual Inline Package (DIP)	Rail		



# **Pin Configuration**




Figure 3. Pin Configuration

# **Pin Definitions**

Pin #	Name	Description
1	GND	Ground. SenseFET source terminal on the primary side and internal control ground.
2	Vcc	<b>Positive Supply Voltage Input</b> . Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V <sub>STR</sub> ) via an internal switch during startup (see Figure 2). Once V <sub>CC</sub> reaches the UVLO upper threshold (12V), the internal startup switch opens and device pow er is supplied via the auxiliary transformer winding.
3	Vfb	<b>Feedback Voltage</b> . The non-inverting input to the PWM comparator, it has a 0.4mA current source connected internally, while a capacitor and opto-coupler are typically connected externally. There is a delay while charging external capacitor $C_{FB}$ from 2.4V to 6V using an internal 5µA current source. This delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.
4	IPK	<b>Peak Current Limit</b> . Adjusts the peak current limit of the SenseFET. The feedback 0.4mA current source is diverted to the parallel combination of an internal $6k\Omega$ resistor and any external resistor to GND on this pin to determine the peak current limit.
5	V <sub>STR</sub>	<b>Startup</b> . Connected to the rectified AC line voltage source. At startup, the internal switch supplies internal bias and charges an external storage capacitor placed betw een the $V_{CC}$ pin and ground. Once $V_{CC}$ reaches 12V, the internal switch is opened.
6, 7, 8	Drain	<b>Drain</b> . Designed to connect directly to the primary lead of the transformer and capable of switching a maximum of 650V. Minimizing the length of the trace connecting these pins to the transformer decreases leakage inductance.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_J = 25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit	
V <sub>STR</sub>	V <sub>STR</sub> Pin Voltage	-0.3	650.0	V	
V <sub>DS</sub>	Drain Pin Voltage	-0.3	650.0	V	
V <sub>CC</sub>	Supply Voltage		26	V	
V <sub>FB</sub>	Feedback Voltage Range	-0.3	12.0	V	
lD	Continuous Drain Current		0.7	А	
lом	Drain Current Pulsed <sup>(4)</sup>		2.8	А	
EAS	Single Pulsed Avalanche Energy <sup>(5)</sup>		15	mJ	
PD	Total Pow er Dissipation		1.5	W	
TJ	Operating Junction Temperature	perating Junction Temperature Internally Limited		°C	
TA	Operating Ambient Temperature	-40 +105		°C	
T <sub>STG</sub>	Storage Temperature	-55	+150	°C	
ESD	Human Body Model, JESD22-A114 <sup>(6)</sup>	5		κν	
ESD	Charged Device Model, JESD22-C101 <sup>(6)</sup>	2		Γ\V	
ΘJA	Junction-to-Ambient Thermal Resistance <sup>(7'8)</sup>		80	°C/W	
ΘJC	Junction-to-Case Thermal Resistance <sup>(7,9)</sup>		19	°C/W	
Θjt	Junction-to-Top Thermal Resistance <sup>(7,10)</sup>		33.7	°C/W	

#### Notes:

- 4. Repetitive rating: pulse width limited by maximum junction temperature.
- 5. L=30mH, starting T<sub>J</sub>=25°C.
- 6. Meets JEDEC standards JESD 22-A114 and JESD 22-C101.
- 7. All items are tested with the standards JESD 51-2 and JESD 51-10.
- 8.  $\Theta_{JA}$  free-standing, with no heat-sink, under natural convection.
- 9.  $\Theta_{JC}$  junction-to-lead thermal characteristics under  $\Theta_{JA}$  test condition. T<sub>C</sub> is measured on the source #7 pin closed to plastic interface for  $\Theta_{JA}$  thermo-couple mounted on soldering.
- 10.  $\Theta_{JT}$  junction-to-top of thermal characteristic under  $\Theta_{JA}$  test condition. T<sub>t</sub> is measured on top of package. Thermocouple is mounted in epoxy glue.

## **Electrical Characteristics**

 $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	F	Parameter	Conditions	Min.	Тур.	Max.	Units
SenseFE	Section		•				
BV <sub>DSS</sub>	Drain-Source	Breakdow n Voltage	$V_{CC} = 0V, I_D = 250\mu A$	650			V
IDSS	Zero Gate Vo	tage Drain Current	$V_{DS} = 650V, V_{GS} = 0V$			250	μA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance		$V_{GS}$ = 10V, $V_{GS}$ = 0V, $T_{C}$ = 25°C		11.5	18.0	Ω
CISS	Input Capacita	nce	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$		137		pF
C <sub>OSS</sub>	Output Capaci	itance	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$		15.7		pF
CRSS	Reverse Trans	sfer Capacitance	$V_{GS}$ = 0V, $V_{DS}$ = 25V, f = 1MHz		2.9		pF
t <sub>d(ON)</sub>	Turn-On Delay	/	$V_{DD} = 350V, I_D = 0.7A$		8.6		ns
tr	Rise Time		$V_{DD} = 350V, I_D = 0.7A$		9.7		ns
t <sub>d(OFF)</sub>	Turn-Off Delay	1	$V_{DD} = 350V, I_D = 0.7A$		23.6		ns
t <sub>f</sub>	Fall Time		$V_{DD} = 350V, I_D = 0.7A$		49.2		ns
Control S	ection						
fosc	Sw itching Free	quency	$V_{DS} = 650V, V_{GS} = 0V$	90	100	110	KHz
∆fosc	Sw itching Free	quency Variation	V <sub>GS</sub> = 10V, V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C		±5	±10	%
f <sub>FM</sub>	Frequency Mo	dulation			±3		KHz
DMAX	Maximum Dut	y Cycle	V <sub>FB</sub> = 4V	71	77	83	%
D <sub>MIN</sub>	Minimum Duty Cycle		V <sub>FB</sub> = 0V	0	0	0	%
VSTART				11	12	13	V
V <sub>STOP</sub>	UVLO Thresh	old Voltage	After Turn-On	7	8	9	V
FB	Feedback Sou	urce Current	V <sub>FB</sub> = 0V	320	400	480	μA
t <sub>S/S</sub>	Internal Soft-S	Start Time	V <sub>FB</sub> = 4V	15	20	25	ms
Burst Mo	de Section				1		
V <sub>BURH</sub>				0.56	0.70	0.84	V
VBURL	Burst Mode Voltage		$T_J = 25^{\circ}C$	0.37	0.50	0.63	V
V <sub>BUR(HYS)</sub>					200		mV
Protectio	n Section						
ILIM	Peak Current	Limit	T <sub>J</sub> = 25°C, di/dt = 300mA/µs	0.62	0.70	0.84	Α
tCLD	Current Limit			200			ns
V <sub>SD</sub>		edback Voltage	V <sub>CC</sub> = 15V	5.5	6.0	6.5	V
IDELAY	Shutdow n Dela	8	V <sub>FB</sub> = 5V	3.5	5.0	6.5	μA
VOVP	Over-Voltage	Protection Threshold	V <sub>FB</sub> = 2V	22.5	24.0	25.5	V
tosp		Threshold Time	T <sub>J</sub> = 25°C		1.00	1.35	μs
V <sub>OSP</sub>	Output-Short Protection <sup>(11)</sup>	Threshold Feedback Voltage	$V_{FB}$ V $V_{OSP}$ and Lasts Longer than	1.44	1.60		V
tosp_fb		Feedback Blanking Time	tosp_fb	2.0	2.5		μs
VAOCP	AOCP Voltage	9 <sup>(11)</sup>	$T_J = 25^{\circ}C$	0.85	1.00	1.15	V
TSD	Thermal	Shutdow n Temperature		125	137	150	°C
HY S <sub>TSD</sub>	Shutdow n <sup>(11)</sup>	Hysteresis	1		60		°C
t <sub>LEB</sub>		Blanking Time		300			ns

www.onsemi.com 5


# Electrical Characteristics (Continued)

 $T_A$  = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units			
Total Device Section									
IOP1	Operating Supply Current <sup>(11)</sup> (While Switching)	$V_{CC} = 14V, V_{FB} > V_{BURH}$		2.5	3.5	mA			
IOP2	Operating Supply Current (Control Part Only)	$V_{CC} = 14V, V_{FB} < V_{BURL}$		1.8	2.5	mA			
Існ	Startup Charging Current	V <sub>CC</sub> = 0V	0.9	1.1	1.3	mA			
V <sub>STR</sub>	Minimum V <sub>STR</sub> Supply Voltage	$V_{CC} = V_{FB} = 0V, V_{STR}$ Increase	35			V			


Note:


11. Though guaranteed by design, it is not 100% tested in production.



## Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at  $T_A=25$ .








Figure 12. Burst Operating Supply Current vs. Temperature




Figure 11. Peak Current Limit vs. Temperature




Figure 13. Over-Voltage Protection vs. Temperature

### **Functional Description**

#### Startup

At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C<sub>A</sub>) connected with the V<sub>CC</sub> pin, as illustrated in Figure 14. When V<sub>CC</sub> reaches the start voltage of 12V, the FPS<sup>TM</sup> begins switching and the internal high-voltage current source is disabled. The FPS continues normal switching operation and the power is provided from the auxiliary transformer winding unless V<sub>CC</sub> goes below the stop voltage of 8V.




Figure 14. Startup Circuit

### **Oscillator Block**

The oscillator frequency is set internally and the FPS has a random frequency fluctuation function. Fluctuation of the switching frequency of a switched power supply can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the range of the frequency variation. The range of frequency variation is fixed internally; how ever, its selection is randomly chosen by the combination of external feedback voltage and internal free-running oscillator. This randomly chosen switching frequency effectively spreads the EMI noise nearby switching frequency and allows the use of a cost-effective inductor instead of an AC input line filter to satisfy the world-wide EMI requirements.




Figure 15. Frequency Fluctuation Waveform

### Feedback Control

FSL106HR employs current-mode control, as shown in Figure 16. An opto-coupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R<sub>SENSE</sub> resistor makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, the feedback voltage V<sub>FB</sub> is pulled down, and the duty cycle is reduced. This typically occurs when the input voltage is increased or the output load is decreased.




Figure 16. Pulse-Width-Modulation Circuit

### Leading-Edge Blanking (LEB)

At the instant the internal SenseFET is turned on, the primary-side capacitance and secondary-side rectifier diode reverse recovery typically cause a high current spike through the SenseFET. Excessive voltage across the R<sub>SENSE</sub> resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FPS employs a leading-edge blanking (LEB) circuit (*see the Figure 16*). This circuit inhibits the PWM comparator for a short time ( $t_{LEB}$ ) after the SenseFET is turned on.

### **Protection Circuits**

The FPS has several protective functions, such as overload protection (OLP), over-voltage protection (OV P), output-short protection (OSP), under-voltage lockout (UVLO), abnormal over-current protection (AOCP), and thermal shutdown (TSD). Because these various protection circuits are fully integrated in the IC without external components, the reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SenseFET remains off. This causes  $V_{CC}$  to fall. When  $V_{CC}$  reaches the UVLO stop voltage, V<sub>STOP</sub> (8V), the protection is reset and the internal high-voltage current source charges the V<sub>CC</sub> capacitor via the V<sub>STR</sub> pin. When V<sub>CC</sub> reaches the UVLO start voltage, V<sub>START</sub> (12V), the FPS resumes normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.




Figure 17. Auto-Restart Protection Waveforms

### **Overload Protection (OLP)**

Overload is defined as the load current exceeding a preset level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the overload protection (OLP) circuit can be activated during the load transition or startup. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation.

In conjunction with the I<sub>PK</sub> current limit pin (if used), the current-mode feedback path limits the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (V<sub>O</sub>) decreases below its rating voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V<sub>FB</sub>). If V<sub>FB</sub> exceeds 2.4V, the feedback input diode is blocked and the 5  $\mu$ A current source (I<sub>DELAY</sub>) starts to charge C<sub>FB</sub> slow ly up to V<sub>CC</sub>. In this condition, V<sub>FB</sub> increases until it reaches 6V, when the switching operation is terminated, as show n in Figure 18. The shutdown delay is the time required to charge C<sub>FB</sub> from 2.4V to 6V with 5 $\mu$ A current source.




Figure 18. Overload Protection (OLP)

#### Abnormal Over-Current Protection (AOCP)

When the secondary rectifier diodes or the transformer pin are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Even though the FPS has OLP (Overload Protection), it is not enough to protect the FPS in that abnormal case, since severe current stress is imposed on the SenseFET until OLP triggers. The FPS includes the internal AOCP (Abnormal Over-Current Protection) circuit show n in Figure 19. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdow n of the SMPS.




Figure 19. Abnormal Over-Current Protection

### Thermal Shutdown (TSD)

The SenseFET and the control IC are integrated, making it easier to detect the temperature of the SenseFET. When the temperature exceeds approximately 137°C, thermal shutdow n is activated.

### **Over-Voltage Protection (OVP)**

In the event of a malfunction in the secondary-side feedback circuit or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero. Then, VFB climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an over-voltage protection (OVP) circuit is employed. In general, V<sub>CC</sub> is proportional to the output voltage and the FPS uses V<sub>CC</sub> instead of directly monitoring the output voltage. If V<sub>CC</sub> exceeds 24V, OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, V<sub>CC</sub> should be designed to be below 24V.

### **Output-Short Protection (OSP)**

If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Such a steep current brings high-voltage stress on the drain of SenseFET when turned off. To protect the device from such an abnormal condition, OSP detects V<sub>FB</sub> and SenseFET turn-on time. When the V<sub>FB</sub> is higher than 1.6V and the SenseFET turn-on time is low er than 1.0µs, the FPS recognizes this condition as an abnormal error and shuts dow n PWM switching until V<sub>CC</sub> reaches V<sub>START</sub> again. An abnormal condition output is show n in Figure 20.




Figure 20. Output Short Waveforms (OSP)

### Soft-Start

The FPS has an internal soft-start circuit that slowly increases the feedback voltage, together with the SenseFET current, after it starts. The typical soft-start time is 20ms, as shown in Figure 21, where progressive increments of the SenseFET current are allowed during the startup phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. Soft-start helps to prevent transformer saturation and reduce the stress on the secondary diode.




Figure 21. Internal Soft-Start

#### **Burst Operation**

To minimize power dissipation in standby mode, the FPS enters burst mode. As the load decreases, the feedback voltage decreases. As shown in Figure 22, the device automatically enters burst mode when the

feedback voltage drops below  $V_{BURH}$ . Switching continues until the feedback voltage drops below  $V_{BURL}$ . At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$ , switching resumes. The feedback voltage then falls and the process repeats. Burst mode alternately enables and disables switching of the SenseFET and reduces switching loss in standby mode.




Figure 22. Burst-Mode Operation

### **Adjusting Peak Current Limit**


As shown in Figure 23, a combined  $6k\Omega$  internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the  $6k\Omega$  when the internal diodes are biased by the main current source of  $400\mu$ A. For example, FSL106HR has a typical SenseFET peak current limit ( $I_{LIM}$ ) of 0.7A.  $I_{LIM}$  can be adjusted to 0.5A by inserting Rx betw een the  $I_{PK}$  pin and the ground. The value of the Rx can be estimated by the following equations:

$$0.7A: 0.5A = 6k\Omega: Xk\Omega$$
(1)


(2)

$$X = Rx \parallel 6k\Omega$$

where X is the resistance of the parallel network.







ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor dees not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdictor any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor foducts for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsi

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semic onductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative