

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FSA646

2:1 MIPI D-PHY (2.5Gbps) 4-Data Lane Switch

## Features

- Switch Type: SPDT(10x)
- Signal Types:
- MIPI, D-PHY
- $\quad V_{c c}: 1.5$ to 5.0 V
- Input Signals: 0 to 1.3 V
- Ron:
$-6 \Omega$ Typical HS MIPI
- $6 \Omega$ Typical LP MIPI
- $\quad \Delta R_{\text {ON }}: 0.1 \Omega$ Typical LP \& HS MIPI
- Ron_flat: $0.9 \Omega$ Typical LP \& HS MIPI
- $I_{C c z}: 1 \mu \mathrm{~A}$ Maximum
- Icc: $32 \mu \mathrm{~A}$ Typical
- OIRR:-24dB Typical
- Bandwidth: 2500 MHz Minimum
- Xtalk: -30 dB Typical
- Con: 1.5 pF Typical
- Skew of Opposite Transitions of the Same Output: 6 ps Typical


## Description

The FSA646 is a four-data-lane MIPI, D-PHY switch. This single-pole, double-throw (SPDT) switch is optimized for switching between two high-speed or lowpower MIPI sources. The FSA646 is designed for the MIPI specification and allows connection to a CSI or DSI module.

## Applications

- Cellular Phones, Smart phones
- Tablets
- Laptops
- Displays


## Ordering Information

| Part Number | Operating <br> Temperature Range | Package | Top Mark |
| :---: | :---: | :--- | :---: |
| FSA646UCX | -40 to $+85^{\circ} \mathrm{C}$ | $36-$ Ball WLCSP, Non-JEDEC $2.43 \mathrm{~mm} \times 2.43 \mathrm{~mm}$, <br> 0.4 mm Pitch | GS |

## Typical Application



Figure 1. Typical Application

Pin Descriptions


| Pin Name | Description |
| :---: | :--- |
| CLKBP/N | B Side Clock Path |
| DB1P/N | B Side Data Path 1 |
| DB2P/N | B Side Data Path 2 |
| DB3P/N | B Side Data Path 3 |
| DB4P/N | B Side Data Path 4 |
| CLKAP/N | A Side Clock Path |
| DA1P/N | A Side Data Path 1 |
| DA2P/N | A Side Data Path 2 |
| DA3P/N | A Side Data Path 3 |
| DA4P/N | A Side Data Path 4 |
| CLKP/N | Common Clock Path |
| D1P/N | Common Data Path 1 |
| D2P/N | Common Data Path 2 |
| D3P/N | Common Data Path 3 |
| D4P/N | Common Data Path 4 |
| /OE | Output Enable |
| SEL | Control |
| Pin | SEL=0 | | CLKP/N=CLKAP/N, |
| :--- |
| DnP/N=DAnP/N |

## Pin Definitions



Figure 3. Top Through View

Table 1. Ball-to-Pin Mappings

## Truth Table

| SEL | /OE | Function |
| :---: | :--- | :--- |
| LOW | LOW | CLK $_{P}=$ CLKA $_{P}, C L K_{N}=\mathrm{CLKA}_{N}, \mathrm{Dn}(\mathrm{P} / \mathrm{N})=\mathrm{DAn}(\mathrm{P} / \mathrm{N})$ |
| HIGH | LOW | CLK $_{P}=\mathrm{CLKB}_{P}, \mathrm{CLK}_{N}=\mathrm{CLKB}_{N}, \mathrm{Dn}(\mathrm{P} / \mathrm{N})=\mathrm{DBn}(\mathrm{P} / \mathrm{N})$ |
| $X$ | HIGH | Clock and Data Ports High Impedance |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Supply Voltage |  |  | -0.5 | 6.0 | V |
| $\mathrm{V}_{\text {CNTRL }}$ | DC Input Voltage (/OE, SEL) ${ }^{(1)}$ |  |  | -0.5 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {SW }}$ | DC Switch I/O Voltage ${ }^{(1,2)}$ |  |  | -0.3 | 1.8 | V |
| $\mathrm{I}_{\mathrm{K}}$ | DC Input Diode Current |  |  | -50 |  | mA |
| lout | DC Output Current |  |  |  | 25 | mA |
| TSTG | Storage Temperature |  |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Human Body Model, JEDEC: JESD22-A114 |  | All Pins | 2.0 |  | kV |
|  | Charged Device Model, JEDEC: JESD22-C101 |  |  | 1.0 |  |  |
|  | IEC 61000-4-2 System | Contact |  | 8.0 |  |  |
|  |  | Air Gap |  | 15.0 |  |  |

## Notes:

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.
2. $V_{S W}$ refers to analog data switch paths.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 1.5 | 5.0 | V |
| $\mathrm{~V}_{\mathrm{CNTRL}}$ | Control Input Voltage (SEL, /OE) ${ }^{(3)}$ | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{SW}}$ | Switch I/O Voltage <br> (CLKn, Dn, CLKAn, CLKBn, DAn, DBn) | - HS Mode | 0 | 0.3 |
|  | - LP Mode | 0 | 1.3 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## Note:

3. The control inputs must be held HIGH or LOW; they must not float.

## DC and Transient Characteristics

All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ \\ +85^{\circ} \mathrm{C} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage (/OE, SEL) | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ | 1.5 | -1.2 |  | -0.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | SEL, /OE | 1.5 to 5 | 1.3 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage Low | SEL, /OE | 1.5 to 5 |  |  | 0.5 | V |
| 1 N | Control Input Leakage (SEL, /OE) | $\mathrm{V}_{\text {CNTRL }}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | 5 | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{NO} \text { (OFF) }}$ $\mathrm{I}_{\mathrm{NC}(\mathrm{OFF})}$ | Off Leakage Current of Port CLKAn,DAn, CLKBn and DBn | $\mathrm{V}_{\mathrm{SW}}=0.0 \leq \mathrm{DATA} \leq 1.3 \mathrm{~V}$ | 5 | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{A}(\mathrm{ON})}$ | On Leakage Current of Common Ports (CLKn, Dn) | $\mathrm{V}_{\mathrm{SW}}=0.0 \leq \mathrm{DATA} \leq 1.3 \mathrm{~V}$ | 5 | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| loff | Power-Off Leakage Current (All I/O Ports) | $\mathrm{V}_{\text {Sw }}=-0.0$ or 1.3 V | 0 | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| loz | Off-State Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{SW}}=0.0 \leq \mathrm{DATA} \leq 1.3 \mathrm{~V}, \\ & \mathrm{OE}=\text { High } \end{aligned}$ | 5 | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| Ron_MIP_HS | Switch On Resistance for HS MIPI Applications ${ }^{(4)}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{N}}=-8 \mathrm{~mA}, / \mathrm{OE}=0 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{CC}} \\ & \text { or } 0 \mathrm{~V}, \mathrm{CLKA}, \mathrm{CLKB}, \mathrm{DB}_{\mathrm{N}} \text { or } \\ & \mathrm{DA}_{\mathrm{N}}=0.2 \mathrm{~V} \end{aligned}$ | 1.5 |  | 6 |  | $\Omega$ |
|  |  |  | 2.5 |  |  |  |  |
|  |  |  | 3.3 |  |  |  |  |
|  |  |  | 5 |  |  |  |  |
| RON_MIPI_LP | Switch On Resistance for LP MIPI Applications ${ }^{(4)}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{ON}}=-8 \mathrm{~mA}, / \mathrm{OE}=0 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{CC}} \\ & \text { or } 0 \mathrm{~V}, \mathrm{CLKA}, \mathrm{CLKB}, \mathrm{DB}_{\mathrm{N}} \text { or } \\ & \mathrm{DA}_{\mathrm{N}}=1.2 \mathrm{~V} \end{aligned}$ | 1.5 |  | 6 |  | $\Omega$ |
|  |  |  | 2.5 |  |  |  |  |
|  |  |  | 3.3 |  |  |  |  |
|  |  |  | 5 |  |  |  |  |
| $\Delta \mathrm{R}_{\text {ON_MIPI_HS }}$ | On Resistance Matching Between HS MIPI Channels ${ }^{(4)}$ | $\mathrm{I}_{\mathrm{ON}}=-8 \mathrm{~mA}, / \mathrm{OE}=0 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{CC}}$ or $0 \mathrm{~V}, \mathrm{CLKA}, \mathrm{CLKB}, \mathrm{DB}_{\mathrm{N}}$ or $D A_{N}=0.2 \mathrm{~V}$ | 1.5 |  | 0.1 |  | $\Omega$ |
|  |  |  | 2.5 |  |  |  |  |
|  |  |  | 3.3 |  |  |  |  |
|  |  |  | 5 |  |  |  |  |
| $\Delta \mathrm{R}_{\text {ON_MIPI_LP }}$ | On Resistance Matching Between LP MIPI Channels ${ }^{(4)}$ | $\begin{aligned} & \mathrm{lon}_{\mathrm{N}}=-8 \mathrm{~mA}, / \mathrm{OE}=0 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{cc}} \\ & \text { or } 0 \mathrm{~V}, \mathrm{CLKA}, \mathrm{CLKB}, \mathrm{DB}_{\mathrm{N}} \text { or } \\ & \mathrm{DA}_{\mathrm{N}}=1.2 \mathrm{~V} \end{aligned}$ | 1.5 |  | 0.1 |  | $\Omega$ |
|  |  |  | 2.5 |  |  |  |  |
|  |  |  | 3.3 |  |  |  |  |
|  |  |  | 5 |  |  |  |  |
| Ron_FLAT_MIPI_ HS | On Resistance Flatness for HS MIPI Signals ${ }^{(4)}$ | $\mathrm{I}_{\mathrm{O}}=-8 \mathrm{~mA}, / \mathrm{OE}=0 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{CC}}$ or $0 \mathrm{~V}, \mathrm{CLKA}, \mathrm{CLKB}, \mathrm{DB}_{\mathrm{N}}$ or $\mathrm{DA}_{\mathrm{N}}=0$ to 0.3 V | 1.5 |  | 0.9 |  | $\Omega$ |
|  |  |  | 2.5 |  |  |  |  |
|  |  |  | 3.3 |  |  |  |  |
|  |  |  | 5 |  |  |  |  |

DC and Transient Characteristics (Continued)

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}$ (V) | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ \\ +85^{\circ} \mathrm{C} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Ron_FLAT_MIPI_ LP | On Resistance Flatness for LP MIPI Signals ${ }^{(4)}$ | $\mathrm{I}_{\mathrm{N}}=-8 \mathrm{~mA}, / \mathrm{OE}=0 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{CC}}$ or 0 V, CLKA, CLKB, DB or $\mathrm{DA}_{\mathrm{N}}=0$ to 1.3 V | 1.5 |  | 0.9 |  | $\Omega$ |
|  |  |  | 2.5 |  |  |  |  |
|  |  |  | 3.3 |  |  |  |  |
|  |  |  | 5 |  |  |  |  |
| Icc | Quiescent Supply Current (Includes Charge Pump) | $\begin{aligned} & \mathrm{V}_{\mathrm{SEL}}=0 \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{l}_{\mathrm{OUT}}=0, \\ & / \mathrm{OE}=0 \mathrm{~V} \end{aligned}$ | 5 |  |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ccz }}$ | Quiescent Supply Current (High Impedance) | $\begin{aligned} & \mathrm{V}_{\text {SEL }}=0 \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\text {OUT }}=0, \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 5 |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCT}}$ | Increase in I CC Current Per Control Voltage and $V_{C C}$ | $\mathrm{V}_{\mathrm{SEL}}=0$ or $\mathrm{V}_{\mathrm{CC}}, / \mathrm{OE}=1.5 \mathrm{~V}$ | 5 |  | 1 |  | $\mu \mathrm{A}$ |

## Note:

4. Measured by the voltage drop between $A$ and $B$ pins at the indicated current through the switch. On resistance is determined by the lower of the voltage on the two (A or B ports).

## AC Electrical Characteristics

All typical value are for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to +85${ }^{\circ} \mathrm{C}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{t}_{\text {INIT }}$ | Initialization Time $V_{\text {CC }}$ to Output ${ }^{(5)}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{SW}}=0.6 \mathrm{~V} \end{aligned}$ | 1.5 to 5 |  | 60 |  | $\mu \mathrm{s}$ |
| $t_{\text {EN }}$ | Enable Time /OE to Output | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{SW}}=0.6 \mathrm{~V} \end{aligned}$ | 1.5 to 5 |  | 60 | 150 | $\mu \mathrm{s}$ |
| tois | Disable Time /OE to Output | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{Sw}}=0.6 \mathrm{~V} \end{aligned}$ | 1.5 to 5 |  | 35 | 250 | ns |
| ton | Turn-On Time SEL to Output | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{SW}}=0.6 \mathrm{~V} \end{aligned}$ | 1.5 to 5 |  | 350 | 1100 | ns |
| toff | Turn-Off Time SEL to Output | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{SW}}=0.6 \mathrm{~V} \end{aligned}$ | 1.5 to 5 |  | 125 | 800 | ns |
| $t_{\text {BBM }}$ | Break-Before-Make Time | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{SW}}=0.6 \mathrm{~V} \end{aligned}$ | 1.5 to 5 | 50 |  | 450 | ns |
| $t_{\text {PD }}$ | Propagation Delay ${ }^{(5)}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ | 1.5 to 5 |  | 0.25 |  | ns |
| OIRR | Off Isolation for MIPI ${ }^{(5)}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=1250 \mathrm{MHz}, \\ & / \mathrm{OE}=\mathrm{HIGH}, \mathrm{~V} \mathrm{Vw}=0.2 \mathrm{~V} \mathrm{PP} \end{aligned}$ | 1.5 to 5 |  | -24 |  | dB |
| $\mathrm{X}_{\text {talk }}$ | Crosstalk for MIPI ${ }^{(5)}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=1250 \mathrm{MHz}, \\ & \mathrm{SEL}=\text { High, } \mathrm{V}_{\mathrm{SW}}=0.2 \mathrm{~V}_{\mathrm{PP}} \end{aligned}$ | 1.5 to 5 |  | -30 | -25 | dB |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=1250 \mathrm{MHz}, \\ & \mathrm{SEL}=\mathrm{Low}, \mathrm{~V}_{\mathrm{Sw}}=0.2 \mathrm{~V} P \mathrm{P} \end{aligned}$ |  |  | -30 | -25 |  |
| $\begin{aligned} & \text { BW (Insertion } \\ & \text { Loss) } \end{aligned}$ | -3db Bandwidth ${ }^{(5)}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{SW}}=0.2 \mathrm{~V}_{\mathrm{PP}} \end{aligned}$ | 1.5 to 5 | 2500 |  |  | MHz |

Note:
5. Guaranteed by characterization.

High-Speed-Related AC Electrical Characteristics

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to +85${ }^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| tsk(P) | HS Mode Skew of Opposite Transitions of the Same Output ${ }^{(6)}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{sw}}=0.3 \mathrm{~V} \end{aligned}$ | 1.5 to 5 |  | 6 |  | ps |

## Notes:

6. Guaranteed by characterization.

Capacitance

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to +85${ }^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Control Pin Input Capacitance ${ }^{(7)}$ | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 2.1 |  | pF |
| Con | On Capacitance ${ }^{(7)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, / \mathrm{OE}=0 \mathrm{~V}, \\ & \mathrm{f}=1250 \mathrm{MHz} \text { (In HS common value) } \end{aligned}$ |  | 1.5 |  |  |
| $\mathrm{C}_{\text {OFF }}$ | Off Capacitance ${ }^{(7)}$ | $\mathrm{V}_{\mathrm{CC}}$ and $/ \mathrm{OE}=3.3 \mathrm{~V}, \mathrm{f}=1250 \mathrm{MHz}$ <br> (Both sides in HS common value) |  | 0.9 |  |  |

## Note:

7. Guaranteed by characterization.

The table below pertains to the Packaging information on the following page.

## Product Specific Dimensions

| $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 2.43 mm | 2.43 mm | 0.215 mm | 0.215 mm |



RECOMMENDED LAND PATTERN (NSMD PAD TYPE)


SIDE VIEWS

## NOTES



BOTTOM VIEW
A. NO JEDEC REGISTRATION APPLIES.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCE PER ASMEY14.5M, 1994.
D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
E. PACKAGE NOMINAL HEIGHT IS $500 \pm 39$ MICRONS (461-539 MICRONS).
F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
G. DRAWING FILNAME: MKT-UC036AArev1.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

