

#### Is Now Part of



## ON Semiconductor®

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



February 2015

# FPF2488 Dual Channel Over-Voltage Protection Load Switch

#### **Features**

Dual Channel Power Switch (V<sub>BUS</sub> and V<sub>IF</sub>)

■ Surge Protection under IEC 61000-4-5

-  $V_{BUS}$ : ±100 V -  $V_{IF}$ : ±40 V

Input Voltage Range

-  $V_{BUS}$ : 2.5 V ~ 23 V -  $V_{IF}$ : 3.1 V ~ 5.5 V

Max Continuous Current Capability

V<sub>BUS</sub>: 2.5 AV<sub>IF</sub>: 6 A

Ultra Low On-Resistance

V<sub>BUS</sub>: Typ. 33 mΩ
 V<sub>IF</sub>: Typ. 10 mΩ

Over Voltage Protection

-  $V_{BUS}$ : 10 V ± 100 mV -  $V_{IF}$ : 5.25 V ± 250 mV

LDO Output based V<sub>BUS\_DET</sub> for V<sub>BUS</sub> Detection

Active Low Control for V<sub>BUS</sub> Path

OTG Functionality on V<sub>BUS</sub> Path

Conditional Active High Control for V<sub>IF</sub> Path

Reverse-Current Blocking for V<sub>IF</sub> Path

#### **Applications**

- Mobile Handsets and Tablets
- Wearable Devices

#### Description

The FPF2488 features a 2-channel power switch, which offers surge protection and Over-Voltage Protection (OVP), to protect downstream components and enhancing overall system robustness.

Channel one (V<sub>BUS</sub>) is an active-low, 28 V/2.5 A rated, power MOSFET switch with an internal clamp supporting  $\pm 100$  V surge protection, highly accurate fixed OVP at 10.0 V ( $\pm 100$  mV), and OTG functionality. Channel two (V<sub>IF</sub>) is a conditional active-high, 6 V/6 A rated, power MOSFET switch with an integrated TVS supporting  $\pm$  40 V surge protection and fixed OVP at 5.25 V ( $\pm$  250 mV). V<sub>IF</sub> also provides Reverse Current Blocking (RCB) during its OFF state to minimize leakage current.

V<sub>BUS\_DET</sub> is paired with always ON LDO to power downstream devices even with VBUS is greater than 2.5 V, even when disabled through the ONB pin. This provides power sequence control or a host controlled configuration in system.

The FPF2488 is available in a 15-bump, 1.6 mm x 2.2 mm Wafer-Level Chip-Scale Package (WLCSP) with 0.4 mm pitch.

#### **Related Resources**

http://www.fairchildsemi.com/

## **Ordering Information**

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FPF2488UCX	-40°C – +85°C	GW	15-Ball, 0.4 mm Pitch WLCSP	Tape & Reel

## **Application Diagram**




Figure 1. Typical Application

## **Block Diagram**





Figure 2. Functional Block Diagram

## **Pin Configuration**






Figure 3. Pin Configuration (Top View)

Figure 4. Pin Configuration (Bottom View)

## **Pin Definitions**

Name	Bump	Туре	Description
V <sub>BUS</sub>	B2, B3	Input/Supply	Switch Input and Device Supply
VOUT	A1, A2	Output	Switch Output to Load
V <sub>IF</sub>	D2, D3, E3	Input/Supply	Switch Input and Device Supply
BAT	D1, E1, E2	Output	Switch Output to Battery
V <sub>BUS_DET</sub>	C3	Output	Regulated Output according to V <sub>BUS</sub>
ON	B1	Input	Active HIGH: V <sub>IF</sub> path only and when BAT is valid prior to V <sub>IF</sub>
ONB	A3	Input	Active LOW: V <sub>BUS</sub> path only
GND	C1, C2	GND	Ground

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Min.	Max.	Unit
V <sub>BUS</sub>	V <sub>BUS</sub> to GND & V <sub>BUS</sub> to VOUT=GND or Float			-0.3	29.0	V
V <sub>IF</sub>	V <sub>IF</sub> to GND	2		-2 <sup>(1)</sup>	6	V
V <sub>OUT</sub>	V <sub>OUT</sub> to GND			-0.3	V <sub>IN</sub> + 0.3	V
BAT	BAT to GND			-0.3	V <sub>IF</sub> + 0.3	V
V <sub>BUS_DET</sub>	V <sub>BUS_DET</sub> to GND				8	V
V <sub>ON(B)</sub>	ONB or ON to GND				6	V
	Continuous V <sub>BUS</sub> Current				2.5	Α
I <sub>IN_VBUS</sub>	Peak V <sub>BUS</sub> Current (5 ms)				5	Α
	Continuous V <sub>IF</sub> Current				6	Α
I <sub>IN_VIF</sub>	Peak V <sub>IF</sub> Current (5 ms)		12	Α		
I <sub>IN_VBUS_DET</sub>	Continuous V <sub>BUS_DET</sub> Current				1	mΑ
t <sub>PD</sub>	Total Power Dissipation at T <sub>A</sub> =25°C				1.54	W
T <sub>STG</sub>	Storage Temperature Range				+150	°C
TJ	Maximum Junction Temperature				+150	°C
TL	Lead Temperature (Soldering, 10 Seconds)				+260	°C
$\Theta_{JA}$	Thermal Resistance, Junction-to-Ambient <sup>(2)</sup> (1-in. <sup>2</sup> Pad of 2-oz. Copper)			1.5	81 <sup>(2)</sup>	°C/W
		IEC 61000-4-2 System	Air Discharge	15.0		
	ESD Electrostatic Discharge	Level ESD	Contact Discharge	8.0		
ESD		Human Body Model, ANSI/ESDA/JEDEC JS- 001-2012	All Pins	2		kV
	Capability	Charged Device Model, JESD22-C101	All Pins	1		
Curao		IEC 61000-4-5,	V <sub>BUS</sub>	±100	Ţ	V
Surge		Surge Protection	V <sub>IF</sub>	±40	7.	_

#### Notes:

- 1. Pulsed, 50 ms maximum non-repetitive.
- 2. Measured using 2S2P JEDEC std. PCB.

#### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Max.	Unit
V <sub>BUS</sub>	Supply Voltage, V <sub>BUS</sub>	2.5	23.0	V
$V_{IF}$	Supply Voltage, V <sub>IF</sub>	3.1	5.5	V
C <sub>IN</sub> / C <sub>OUT</sub>	Input and Output Capacitance	0.1		μF
C <sub>VBUS_DET</sub>	Output Capacitance	0.47		μF
T <sub>A</sub>	Operating Temperature	-40	+85	°C

#### **Electrical Characteristics**

Unless otherwise noted,  $V_{BUS}$ =2.5 to 23 V,  $V_{IF}$ =3.1 to 5.5 V,  $T_A$ =-40 to 85°C; Typical values are at  $V_{BUS}$ =5 V,  $I_{IN} \le 2$  A,  $V_{IF}$ =4 V,  $C_{IN}$ =0.1  $\mu F$  and  $T_A$ =25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Basic Operat	ion		I	I		
ı	Innut Ouissant Cumant	V <sub>BUS</sub> =5 V, ONB=0 V, V <sub>BUS_DET</sub> =Floating		160	250	μΑ
lQ	Input Quiescent Current	V <sub>IF</sub> =4 V		100	150	μΑ
	0)// 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	V <sub>BUS</sub> =12 V, V <sub>OUT</sub> =0 V, V <sub>BUS</sub> _DET=Floating		150	205	μΑ
$I_{IN_Q}$	OVLO Supply Current	V <sub>IF</sub> =5.5 V, BAT=0 V		100	180	μΑ
$T_{SDN}$	Thermal Shutdown <sup>(3)</sup>			140		°C
T <sub>SDN_HYS</sub>	Thermal Shutdown Hysteresis <sup>(3)</sup>			20		°C
V <sub>BUS</sub> to VOL	IT Switch			•	•	
V <sub>BUS_CLAMP</sub>	Input Clamping Voltage	I <sub>IN</sub> =10 mA		35		V
	Over Welter at Trial Level	V <sub>виs</sub> Rising, T <sub>A</sub> =-40 to 85°C	9.9	10.0	10.1	V
V <sub>BUS_OVLO</sub>	Over-Voltage Trip Level	V <sub>виs</sub> Falling, T <sub>A</sub> =-40 to 85°C	9.8			V
_	0 5 11	V <sub>BUS</sub> =5 V, I <sub>OUT</sub> =1 A, T <sub>A</sub> =25°C		33	39	mΩ
R <sub>ON_VBUS</sub> On-Resistance		V <sub>BUS</sub> =9 V, I <sub>OUT</sub> =1 A, T <sub>A</sub> =25°C		33	39	mΩ
t <sub>DEB_VBUS</sub>	Debounce Time	Time from $V_{BUS\_MIN} < V_{BUS} < V_{BUS\_OVLO}$ to $V_{OUT}$ =0.1 x $V_{BUS}$		15		ms
t <sub>START_VBUS</sub>	Soft-Start Time	Time from V <sub>BUS</sub> =V <sub>BUS_MIN</sub> to 0.1 × V <sub>BUS_DET</sub>		30		ms
t <sub>ON_VBUS</sub>	Switch Turn-On Time	R <sub>L</sub> =100 $\Omega$ , C <sub>L</sub> =22 $\mu$ F, V <sub>OUT</sub> from 0.1 $\times$ V <sub>BUS</sub> to 0.9 $\times$ V <sub>BUS</sub>		3		ms
t <sub>OFF_VBUS</sub>	Switch Turn-Off Time	$R_L$ =100 $\Omega$ , No $C_L$ , $V_{BUS} > V_{BUS\_OVLO}$ to $V_{OUT}$ =0.8 $\times$ $V_{BUS}$			150	ns
V <sub>IF</sub> to BAT S	Switch			•	•	
V <sub>IF_CLAMP</sub>	Input Clamping Voltage	I <sub>IN</sub> =10 mA		6.4		V
V	Linday Valtaga Trip Laval	V <sub>IF</sub> Rising, T <sub>A</sub> =-40 to 85°C		2.85	3.05	V
$V_{IF\_UVLO}$	Under-Voltage Trip Level	V <sub>IF</sub> Falling, T <sub>A</sub> =-40 to 85°C		2.7		V
V	Over-Voltage Trip Level	V <sub>IF</sub> Rising, T <sub>A</sub> =-40 to 85°C	5.00	5.25	5.50	V
$V_{IF\_OVLO}$	Over-voltage Trip Level	V <sub>IF</sub> Falling, T <sub>A</sub> =-40 to 85°C	4.8			V
R <sub>ON_VIF</sub>	On-Resistance	V <sub>IF</sub> =3.1 V, I <sub>OUT</sub> =1 A, T <sub>A</sub> =25°C		10	15	mΩ
I <sub>RCB</sub>	Reverse Current	V <sub>IF</sub> =0 V, BAT=4.4 V		3	7	μΑ
t <sub>DEB_VIF</sub>	Debounce Time	Time from $V_{IF\_UVLO} < V_{IF} < V_{IF\_OVLO}$ to BAT=0.1 x $V_{IF}$		15		ms
t <sub>QUAL_VIF</sub>	Qualification Time	BAT > V <sub>IH_BAT</sub> First, Time from ON > V <sub>IH_ON(B)</sub> to BAT Voltage Increase		30		ms
t <sub>ON_VIF</sub>	Switch Turn-On Time	$R_L {=} 100~\Omega,~C_L {=} 22~\mu F,~V_{OUT}$ from 0.1 × VIF to 0.9 × VIF		3	1	ms
t <sub>OFF_VIF</sub>	Switch Turn-Off Time	R <sub>L</sub> =100 $\Omega$ , No C <sub>L</sub> ,V <sub>IN</sub> > V <sub>OVLO</sub> to V <sub>OUT</sub> =0.8 $\times$ VIF			150	ns

#### Note:

3. Guaranteed by characterization and design.

Continued on the following page...

#### **Electrical Characteristics**

Unless otherwise noted,  $V_{BUS}$ =2.5 to 23 V,  $V_{IF}$ =3.1 to 5.5 V,  $T_A$ =-40 to 85°C; Typical values are at  $V_{BUS}$ =5 V,  $I_{IN} \le 2$  A,  $V_{IF}$ =4 V,  $C_{IN}$ =0.1  $\mu F$  and  $T_A$ =25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>BUS_DET</sub>						
		$V_{BUS}$ =6.5 V, $I_{BUS\_DET}$ =0 mA, $T_A$ =25°C	6.0		6.5	V
V	V <sub>BUS_DET</sub> Output Voltage	V <sub>BUS</sub> =15 V, I <sub>BUS_DET</sub> =0 mA, T <sub>A</sub> =25°C	6.0	7.0	7.9	V
$V_{BUS\_DET}$		$V_{BUS}$ =6.5 V, $I_{BUS\_DET}$ =1 mA, $T_A$ =25°C	6.0	6.3	6.5	V
		V <sub>BUS</sub> =15 V, I <sub>BUS_DET</sub> =1 mA, T <sub>A</sub> =25°C	6.0	7.0	7.9	V
Digital Signals						
V <sub>IH_ON(B)</sub>	Enable HIGH Voltage	V <sub>BUS</sub> , V <sub>IF</sub> Operating Range	1.2			V
$V_{IL\_ON(B)}$	Enable LOW Voltage	V <sub>BUS</sub> , V <sub>IF</sub> Operating Range			0.5	V
V <sub>IH_BAT</sub>	BAT Presence HIGH Voltag	e BAT Rising	2.6			V
$V_{IL\_BAT}$	BAT Presence Low Voltage	BAT Falling			1.7	V
I <sub>VBUS_DET_LEAK</sub>	V <sub>BUS_DET</sub> Leakage Current	V <sub>VBUS_DET</sub> =5 V, V <sub>BUS</sub> =0 V			1	μΑ
O <sub>NB_Leak</sub>	ONB Leakage Current	V <sub>BUS</sub> =5 V, V <sub>OUT</sub> =Float			1	μΑ

## **Timing Diagrams**




Figure 5. Timing for V<sub>BUS</sub> Power Up/Down and Normal Operation




Figure 6. Timing for V<sub>BUS</sub> OVLO Operation (ONB=LOW)




Figure 7. Always ON V<sub>BUS\_DET</sub> Operation (ONB=HIGH)

## Timing Diagrams (Continued)




Figure 8. Timing for V<sub>IF</sub> Power Up/Down and Normal Operation (ON=Don't Care)




Figure 9. Timing for V<sub>IF</sub> Power Up/Down and Normal Operation with ON Pin




Figure 10. Timing for V<sub>IF</sub> OVLO Operation (ON=Don't Care)

## V<sub>IF</sub> Turn-On Qualification State Diagram





Figure 11. V<sub>IF</sub> Turn-On Qualification State Diagram


#### Notes:

- 4. Case #1 is reflecting removable battery system without ON signal.
- 5. Case #2 is reflecting embedded battery system with ON signal.


## **Product-Specific Dimensions**


D	E	Х	Υ
2200 μm ±30 μm	1600 μm ±30 μm	400 μm ±18 μm	300 μm ±18 μm






RECOMMENDED LAND PATTERN (NSMD TYPE)





SIDE VIEWS



**BOTTOM VIEW** 

#### **NOTES**

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASMEY14.5M, 2009.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS 574 ± 38 MICRONS (536-612 MICRONS).
- F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILNAME: MKT-UC015AC REV2.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative