



# L3G3200D

## MEMS motion sensor: three-axis digital output gyroscope


Preliminary data

### Features

- Wide supply voltage, 2.4 V to 3.6 V
- Wide extended operating temperature (-40 °C to 85 °C)
- Low voltage compatible IOs, 1.8 V
- Low power consumption
- Embedded power-down
- Sleep mode
- Three selectable fullscale
- 16-bit rate value data output
- 8-bit temperature data output
- I<sup>2</sup>C/SPI digital output interface
- Two dedicated lines (1 interrupt, 1 data ready)
- User selectable bandwidth integrated low-pass filters
- User enable integrated high-pass filters
- Embedded self-test
- Embedded temperature sensor
- Embedded FIFO
- High shock survivability
- ECOPACK<sup>®</sup> RoHS and “Green” compliant

### Applications

- Gaming and virtual reality input devices
- Motion control with MMI (man-machine interface)
- GPS navigation systems
- Appliances and robotics



### Description

The L3G3200D is a low-power three-axis angular rate sensor.

It includes a sensing element and an IC interface able to provide the measured angular rate to the external world through a digital interface (I<sup>2</sup>C/SPI).

The sensing element is manufactured using a dedicated micromachining process developed by ST to produce inertial sensors and actuators on silicon wafers. The IC interface is manufactured using a CMOS process that allows a high level of integration to design a dedicated circuit which is trimmed to better match the sensing element characteristics.

The L3G3200D has a full scale of  $\pm 250/\pm 500/\pm 2000$  dps and is capable of measuring rates with a user selectable bandwidth.

The L3G3200D is available in a plastic land grid array (LGA) package and can operate within a temperature range of -40 °C to +85 °C.

Table 1. Device summary

Order code	Temperature range (°C)	Package	Packing
L3G3200D	-40 to +85	LGA-16 (3x3.5x1.0)	Tray
L3G3200DTR	-40 to +85	LGA-16 (3x3.5x1.0)	Tape and reel

# Contents

- 1      Block diagram and pin description ..... 6**
  - 1.1   Pin description ..... 6
  
- 2      Mechanical and electrical specifications ..... 8**
  - 2.1   Mechanical characteristics ..... 8
  - 2.2   Electrical characteristics ..... 9
  - 2.3   Temperature sensor characteristics ..... 9
  - 2.4   Communication interface characteristics ..... 10
    - 2.4.1   SPI - serial peripheral interface ..... 10
    - 2.4.2   I2C - Inter IC control interface ..... 11
  - 2.5   Absolute maximum ratings ..... 12
  - 2.6   Terminology ..... 13
    - 2.6.1   Sensitivity ..... 13
    - 2.6.2   Zero-rate level ..... 13
  - 2.7   Soldering information ..... 13
  
- 3      Application hints ..... 14**
  
- 4      Digital main blocks ..... 15**
  - 4.1   Block diagram ..... 15
  - 4.2   FIFO ..... 15
    - 4.2.1   Bypass mode ..... 16
    - 4.2.2   FIFO mode ..... 16
    - 4.2.3   Stream mode ..... 17
    - 4.2.4   Bypass-to-stream mode ..... 19
    - 4.2.5   Stream-to-FIFO mode ..... 19
    - 4.2.6   Retrieve data from FIFO ..... 20
  
- 5      Digital interfaces ..... 21**
  - 5.1   I2C serial interface ..... 21
    - 5.1.1   I2C operation ..... 22
  - 5.2   SPI bus interface ..... 23
    - 5.2.1   SPI read ..... 25

5.2.2	SPI write .....	26
5.2.3	SPI read in 3-wire mode .....	26
<b>6</b>	<b>Output register mapping .....</b>	<b>28</b>
<b>7</b>	<b>Register description .....</b>	<b>30</b>
7.1	WHO_AM_I (0Fh) .....	30
7.2	CTRL_REG1 (20h) .....	30
7.3	CTRL_REG2 (21h) .....	32
7.4	CTRL_REG3 (22h) .....	32
7.5	CTRL_REG4 (23h) .....	33
7.6	CTRL_REG5 (24h) .....	33
7.7	REFERENCE/DATACAPTURE (25h) .....	35
7.8	OUT_TEMP (26h) .....	35
7.9	STATUS_REG (27h) .....	35
7.10	OUT_X_L (28h), OUT_X_H (29h) .....	36
7.11	OUT_Y_L (2Ah), OUT_Y_H (2Bh) .....	36
7.12	OUT_Z_L (2Ch), OUT_Z_H (2Dh) .....	36
7.13	FIFO_CTRL_REG (2Eh) .....	36
7.14	FIFO_SRC_REG (2Fh) .....	37
7.15	INT1_CFG (30h) .....	37
7.16	INT1_SRC (31h) .....	38
7.17	INT1_THS_XH (32h) .....	38
7.18	INT1_THS_XL (33h) .....	39
7.19	INT1_THS_YH (34h) .....	39
7.20	INT1_THS_YL (35h) .....	39
7.21	INT1_THS_ZH (36h) .....	39
7.22	INT1_THS_ZL (37h) .....	40
7.23	INT1_DURATION (38h) .....	40
<b>8</b>	<b>Package information .....</b>	<b>42</b>
<b>9</b>	<b>Revision history .....</b>	<b>43</b>

## List of tables

Table 3.	Mechanical characteristics . . . . .	7
Table 4.	Electrical characteristics . . . . .	8
Table 5.	Electrical characteristics . . . . .	8
Table 6.	SPI slave timing values . . . . .	9
Table 7.	I2C slave timing values . . . . .	10
Table 8.	Absolute maximum ratings . . . . .	11
Table 9.	Serial interface pin description . . . . .	20
Table 10.	I2C terminology . . . . .	20
Table 11.	SAD+read/write patterns . . . . .	21
Table 12.	Transfer when master is writing one byte to slave . . . . .	21
Table 13.	Transfer when master is writing multiple bytes to slave . . . . .	22
Table 14.	Transfer when master is receiving (reading) one byte of data from slave . . . . .	22
Table 15.	Transfer when master is receiving (reading) multiple bytes of data from slave . . . . .	22
Table 16.	Register address map . . . . .	27
Table 17.	WHO_AM_I register . . . . .	29
Table 18.	CTRL_REG1 register . . . . .	29
Table 19.	CTRL_REG1 description . . . . .	29
Table 20.	DR and BW configuration setting . . . . .	30
Table 21.	Power mode selection configuration . . . . .	30
Table 22.	CTRL_REG2 register . . . . .	31
Table 23.	CTRL_REG2 description . . . . .	31
Table 24.	High-pass filter mode configuration . . . . .	31
Table 25.	High-pass filter cut-off frequency configuration [Hz] . . . . .	31
Table 26.	CTRL_REG1 register . . . . .	31
Table 27.	CTRL_REG3 description . . . . .	32
Table 28.	CTRL_REG4 register . . . . .	32
Table 29.	CTRL_REG4 description . . . . .	32
Table 30.	CTRL_REG5 register . . . . .	32
Table 31.	CTRL_REG5 description . . . . .	32
Table 32.	Out_Sel configuration setting . . . . .	33
Table 33.	INT_SEL configuration setting . . . . .	33
Table 34.	REFERENCE register . . . . .	34
Table 35.	REFERENCE register description . . . . .	34
Table 36.	OUT_TEMP register . . . . .	34
Table 37.	OUT_TEMP register description . . . . .	34
Table 38.	STATUS_REG register . . . . .	34
Table 39.	STATUS_REG description . . . . .	34
Table 40.	REFERENCE register . . . . .	35
Table 41.	REFERENCE register description . . . . .	35
Table 42.	FIFO mode configuration . . . . .	35
Table 43.	FIFO_SRC register . . . . .	36
Table 44.	FIFO_SRC register description . . . . .	36
Table 45.	INT1_CFG register . . . . .	36
Table 46.	INT1_CFG description . . . . .	36
Table 47.	INT1_SRC register . . . . .	37
Table 48.	INT1_SRC description . . . . .	37
Table 49.	INT1_THS_XH register . . . . .	37
Table 50.	INT1_THS_XH description . . . . .	38

---


Table 51.	INT1_THS_XL register	38
Table 52.	INT1_THS_XL description	38
Table 53.	INT1_THS_YH register	38
Table 54.	INT1_THS_YH description	38
Table 55.	INT1_THS_YL register	38
Table 56.	INT1_THS_YL description	38
Table 57.	INT1_THS_ZH register	38
Table 58.	INT1_THS_ZH description	38
Table 59.	INT1_THS_ZL register	39
Table 60.	INT1_THS_ZL description	39
Table 61.	INT1_DURATION register	39
Table 62.	INT1_DURATION description	39
Table 63.	Document revision history	42

## List of figures

Figure 1.	Block diagram . . . . .	5
Figure 2.	Pin connection . . . . .	5
Figure 3.	SPI slave timing diagram . . . . .	9
Figure 4.	I2C slave timing diagram . . . . .	10
Figure 5.	L3G3200D electrical connections and external component values . . . . .	13
Figure 6.	Block diagram . . . . .	14
Figure 7.	Bypass mode . . . . .	15
Figure 8.	FIFO mode . . . . .	16
Figure 9.	Stream mode . . . . .	17
Figure 10.	Bypass-to-stream mode . . . . .	18
Figure 11.	Trigger Stream mode . . . . .	18
Figure 12.	Read and write protocol . . . . .	23
Figure 13.	SPI read protocol . . . . .	24
Figure 14.	Multiple bytes SPI read protocol (2-byte example) . . . . .	24
Figure 15.	SPI write protocol . . . . .	25
Figure 16.	Multiple bytes SPI write protocol (2-byte example) . . . . .	25
Figure 17.	SPI read protocol in 3-wire mode . . . . .	26
Figure 18.	INT1_Sel and Out_Sel configuration block diagram . . . . .	33
Figure 19.	Wait disabled . . . . .	40
Figure 20.	Wait enabled . . . . .	40
Figure 21.	LGA-16: mechanical data and package dimensions . . . . .	41

# 1 Block diagram and pin description


Figure 1. Block diagram



The vibration of the structure is maintained by a drive circuitry in a feedback loop. The sensing signal is filtered and appears as a digital signal at the output.

## 1.1 Pin description

Figure 2. Pin connection



**Table 2. Pin description**

Pin#	Name	Function
1	Vdd_IO <sup>(1)</sup>	Power supply for I/O pins
2	SCL SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
3	SDA SDI SDO	I <sup>2</sup> C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
4	SDO SA0	SPI serial data output (SDO) I <sup>2</sup> C less significant bit of the device address (SA0)
5	CS	I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)
6	DRDY/INT2	Data Ready/FIFO Interrupt (Watermark/Overrun/Empty)
7	INT1	Programmable Interrupt
8	Reserved	Connect to GND
9	Reserved	Connect to GND
10	Reserved	Connect to GND
11	Reserved	Connect to GND
12	Reserved	Connect to GND
13	GND	0 V supply
14	Reserved	Connect to GND with ceramic capacitor <sup>(2)</sup>
15	Reserved	Connect to Vdd
16	Vdd <sup>(3)</sup>	Power supply

1. Recommended 100 nF filter capacitor.

2. 10 nF (+/-10%), 25 V. 1 nF minimum value has to be guaranteed under 11 V bias condition.

3. Recommended 100 nF plus 10 µF capacitors.



## 2 Mechanical and electrical specifications

### 2.1 Mechanical characteristics

@ Vdd = 3.0 V, T = 25 °C unless otherwise noted<sup>(a)</sup>.

**Table 3. Mechanical characteristics**

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
FS	Measurement range	User selectable		±250		dps
				±500		
				±2000		
So	Sensitivity	FS = 250 dps		8.75		mdps/digit
		FS = 500 dps		17.50		
		FS = 2000 dps		70		
SoDr	Sensitivity change vs. temperature	From -40 °C to +85 °C		±2		%
DVoff	Digital Zero-rate level	FS = 250 dps		±10		dps
		FS = 500 dps		±15		
		FS = 2000 dps		±20		
OffDr	Zero-rate level change vs temperature			±0.04		dps/°C
NL	Non linearity <sup>(2)</sup>	Best fit straight line		0.2		% FS
Rn	Rate noise density <sup>(2)</sup>			0.03		dps/ ( $\sqrt{\text{Hz}}$ )
ODR	Digital output data rate			95/190/ 380/760		Hz
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. Guaranteed by design.

a. The product is factory calibrated at 3.0 V. The operational power supply range is specified in [Table 4](#).

## 2.2 Electrical characteristics

@ Vdd = 3.0 V, T = 25 °C unless otherwise noted<sup>(b)</sup>.

**Table 4. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdd	Supply voltage		2.4	3.0	3.6	V
Vdd_IO	I/O pins supply voltage <sup>(2)</sup>		1.71		Vdd+0.1	V
Idd	Supply current			6.1		mA
IddSL	Supply current in sleep mode <sup>(3)</sup>	Selectable by digital interface		2		mA
IddPdn	Supply current in power-down mode	Selectable by digital interface		5		µA
VIH	Digital high level input voltage		0.8*Vdd_I O			V
VIL	Digital low level input voltage				0.2*Vdd_I O	V
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. It is possible to remove Vdd maintaining Vdd\_IO without blocking the communication busses, in this condition the measurement chain is powered off.
3. Sleep mode introduce a faster turn-on time related to power down mode.

## 2.3 Temperature sensor characteristics

@ Vdd = 3.0 V, T = 25 °C unless otherwise noted<sup>(b)</sup>.

**Table 5. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
TSDr	Temperature sensor output change vs. temperature	-		-1		°C/digit
TODR	Temperature refresh rate			1		Hz
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.

b. The product is factory calibrated at 3.0 V.

## 2.4 Communication interface characteristics

### 2.4.1 SPI - serial peripheral interface


Subject to general operating conditions for Vdd and Top.

**Table 6. SPI slave timing values**

Symbol	Parameter	Value <sup>(1)</sup>		Unit
		Min.	Max.	
tc(SPC)	SPI clock cycle	100		ns
fc(SPC)	SPI clock frequency		10	MHz
tsu(CS)	CS setup time	5		ns
th(CS)	CS hold time	20		
tsu(SI)	SDI input setup time	5		
th(SI)	SDI input hold time	15		
tv(SO)	SDO valid output time		50	
th(SO)	SDO output hold time	5		
tdis(SO)	SDO output disable time		50	

1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.

**Figure 3. SPI slave timing diagram (c)**



c. Measurement points are done at 0.2-Vdd\_IO and 0.8-Vdd\_IO, for both input and output ports.

### 2.4.2 I<sup>2</sup>C - Inter IC control interface


Subject to general operating conditions for Vdd and Top.

**Table 7. I<sup>2</sup>C slave timing values**

Symbol	Parameter	I <sup>2</sup> C standard mode (1)		I <sup>2</sup> C fast mode (1)		Unit
		Min.	Max.	Min.	Max.	
f(SCL)	SCL clock frequency		100		400	kHz
t <sub>w</sub> (SCLL)	SCL clock low time	4.7		1.3		μs
t <sub>w</sub> (SCLH)	SCL clock high time	4.0		0.6		
t <sub>su</sub> (SDA)	SDA setup time	250		100		ns
t <sub>h</sub> (SDA)	SDA data hold time	0	3.45	0.01	0.9	μs
t <sub>r</sub> (SDA) t <sub>r</sub> (SCL)	SDA and SCL rise time		1000	20 + 0.1C <sub>b</sub> (2)	300	ns
t <sub>f</sub> (SDA) t <sub>f</sub> (SCL)	SDA and SCL fall time		300	20 + 0.1C <sub>b</sub> (2)	300	
t <sub>h</sub> (ST)	START condition hold time	4		0.6		μs
t <sub>su</sub> (SR)	Repeated START condition setup time	4.7		0.6		
t <sub>su</sub> (SP)	STOP condition setup time	4		0.6		
t <sub>w</sub> (SP:SR)	Bus free time between STOP and START condition	4.7		1.3		

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.
2. C<sub>b</sub> = total capacitance of one bus line, in pF.

**Figure 4. I<sup>2</sup>C slave timing diagram (d)**



d. Measurement points are done at 0.2·Vdd\_IO and 0.8·Vdd\_IO, for both ports.

## 2.5 Absolute maximum ratings

Stresses above those listed as “Absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 8. Absolute maximum ratings**

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
Vdd_IO	I/O pins Supply voltage	-0.3 to 4.8	V
Vin	Input voltage on any control pin (SCL, SDA, DEN, CS)	-0.3 to Vdd_IO +0.3	V
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
Sg	Acceleration g for 0.1 ms	10,000	g
ESD	Electrostatic discharge protection	2 (HBM)	kV

*Note:* Supply voltage on any pin should never exceed 4.8 V



This is a mechanical shock sensitive device, improper handling can cause permanent damage to the part



This is an ESD sensitive device, improper handling can cause permanent damage to the part

## 2.6 Terminology

### 2.6.1 Sensitivity

An angular rate gyroscope is device that produces a positive-going digital output for counterclockwise rotation around the sensible axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time.

### 2.6.2 Zero-rate level

Zero-rate level describes the actual output signal if there is no angular rate present. Zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time.

## 2.7 Soldering information


The LGA package is compliant with the ECOPACK<sup>®</sup>, RoHS and “Green” standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Leave “Pin 1 Indicator” unconnected during soldering.

Land pattern and soldering recommendations are available at [www.st.com/mems](http://www.st.com/mems).

### 3 Application hints

Figure 5. L3G3200D electrical connections and external component values




Power supply decoupling capacitors (100 nF + 10 μF) should be placed as near as possible to the device (common design practice).

If Vdd and Vdd\_IO are not connected together, 100 nF and 10 μF decoupling capacitors must be placed between Vdd and common ground while 100 nF between Vdd\_IO and common ground. Capacitors should be placed as near as possible to the device (common design practice).

## 4 Digital main blocks

### 4.1 Block diagram

Figure 6. Block diagram



### 4.2 FIFO


L3G3200D embeds a 32-slot of a 16-bit data FIFO for each of the three output channels, Yaw, Pitch, and Roll. This allows a consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to five different modes: Bypass mode, FIFO mode, Stream mode, Bypass-to-Stream mode, and Stream-to-FIFO mode. Each mode is selected by the FIFO\_MODE bits in FIFO\_CTRL\_REG (2Eh). Programmable Watermark level, FIFO\_empty or FIFO\_Full events can be enabled to generate dedicated interrupts on DRDY/INT2 pin (configuration through CTRL\_REG3 (22h) and event detection information are available in FIFO\_SRC\_REG (2Fh). Watermark level can be configured to WTM4:0 in FIFO\_CTRL\_REG (2Eh).



### 4.2.1 Bypass mode

In bypass mode, the FIFO is not operational and for this reason it remains empty. As described in [Figure 7](#), for each channel only the first address is used. The remaining FIFO slots are empty. When a new data is available the old one is overwritten.

**Figure 7. Bypass mode**




### 4.2.2 FIFO mode

In FIFO mode, data from yaw, pitch and roll channels are stored in the FIFO. A watermark interrupt can be enabled (I2\_WMK bit into CTRL\_REG3 (22h)) in order to be raised when the FIFO is filled to the level specified in the WTM 4:0 bits of FIFO\_CTRL\_REG (2Eh). The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO stops collecting data from the input channels. To restart collecting data it is necessary to write FIFO\_CTRL\_REG (2Eh) back to Bypass mode.

FIFO mode is represented in [Figure 8](#).

Figure 8. FIFO mode




### 4.2.3 Stream mode

In Stream mode, data from yaw, pitch and roll measurements are stored in the FIFO. A watermark interrupt can be enabled and set as in FIFO mode. The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO discards the older data as the new arrive. Programmable watermark level events can be enabled to generate dedicated interrupts on the DRDY/INT2 pin (configuration through CTRL\_REG3 (22h)).

Stream mode is represented in [Figure 9](#).


Figure 9. Stream mode



### 4.2.4 Bypass-to-stream mode

In bypass-to-stream mode, the FIFO starts operating in bypass mode and once a trigger event occurs (related to INT1\_CFG (30h) register events), the FIFO starts operating in Stream mode.


Figure 10. Bypass-to-stream mode



### 4.2.5 Stream-to-FIFO mode

In Stream-to-FIFO mode, data from yaw, pitch and roll measurements are stored in the FIFO. A watermark interrupt can be enabled on pin DRDY/INT2 setting the I2\_WTM bit in CTRL\_REG3 (22h) in order to be raised when the FIFO is filled to the level specified in the WTM4:0 bits of FIFO\_CTRL\_REG (2Eh). The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO discards the older data as the new arrive. Once trigger event occurs (related to INT1\_CFG (30h) register events), the FIFO starts operating in FIFO mode.

Figure 11. Trigger Stream mode



#### 4.2.6 Retrieve data from FIFO

FIFO data is read through OUT\_X (Addr reg 28h,29h), OUT\_Y (Addr reg 2Ah,2Bh) and OUT\_Z (Addr reg 2Ch,2Dh). When the FIFO is in Stream, Trigger, or FIFO mode, a read operation to the OUT\_X, OUT\_Y or OUT\_Z registers provides the data stored in the FIFO. Each time data is read from the FIFO, the oldest pitch, roll and yaw data are placed into the OUT\_X, OUT\_Y and OUT\_Z registers and both single read and read\_burst (X,Y & Z with auto-incremental address) operations can be used. When data included in OUT\_Z\_H (2Dh) is read, the system restarts to read information from addr OUT\_X\_L (28h).

## 5 Digital interfaces

The registers embedded inside the L3G3200D may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pins. To select/exploit the I<sup>2</sup>C interface, CS line must be tied high (i.e connected to Vdd\_IO).

**Table 9. Serial interface pin description**

Pin name	Pin description
CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: I <sup>2</sup> C mode; 0: SPI enabled)
SCL/SPC	I <sup>2</sup> C Serial Clock (SCL) SPI Serial Port Clock (SPC)
SDA/SDI/SDO	I <sup>2</sup> C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO)
SDO	SPI Serial Data Output (SDO) I <sup>2</sup> C less significant bit of the device address

### 5.1 I<sup>2</sup>C serial interface

The L3G3200D I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write data into registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in the table below.

**Table 10. I<sup>2</sup>C terminology**

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I<sup>2</sup>C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both lines must be connected to Vdd\_IO through an external pull-up resistor. When the bus is free, both the lines are high.

The I<sup>2</sup>C interface is compliant with fast mode (400 kHz) I<sup>2</sup>C standards as well as with the normal mode.

### 5.1.1 I<sup>2</sup>C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the L3G3200D is 110101xb. The SDO pin can be used to modify the less significant bit of the device address. If the SDO pin is connected to the voltage supply, LSb is '1' (address 1101011b), or, if the SDO pin is connected to ground, the LSb value is '0' (address 1101010b). This solution permits to connect and address two different gyroscopes to the same I<sup>2</sup>C bus.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I<sup>2</sup>C embedded inside the L3G3200D behaves as a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address is transmitted: the 7 LSb represent the actual register address while the MSB enables address auto increment. If the MSb of the SUB field is 1, the SUB (register address) is automatically incremented to allow multiple data read/write.

The slave address is completed with a read/write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master transmits to the slave with direction unchanged. [Table 11](#) explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

**Table 11. SAD+read/write patterns**

Command	SAD[6:1]	SAD[0] = SDO	R/W	SAD+R/W
Read	110101	0	1	11010101 (D5h)
Write	110101	0	0	11010100 (D4h)
Read	110101	1	1	11010111 (D7h)
Write	110101	1	0	11010110 (D6h)

**Table 12. Transfer when master is writing one byte to slave**

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

**Table 13. Transfer when master is writing multiple bytes to slave**

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

**Table 14. Transfer when master is receiving (reading) one byte of data from slave**

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

**Table 15. Transfer when master is receiving (reading) multiple bytes of data from slave**

Master	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMAK	SP
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.

In the presented communication format MAK is Master Acknowledge and NMAK is No Master Acknowledge.


## 5.2 SPI bus interface

The SPI is a bus slave. The SPI allows to write and read the registers of the device.

The Serial Interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO.



Figure 12. Read and write protocol



CS is the Serial Port Enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. SPC is the serial port clock and it is controlled by the SPI master. It is stopped high when CS is high (no transmission). SDI and SDO are respectively the serial port data input and output. Those lines are driven at the falling edge of SPC and should be captured at the rising edge of SPC.

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in the case of multiple bytes read/write. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at the first falling edge of SPC after the falling edge of CS while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of CS.

**bit 0:**  $\overline{RW}$  bit. When 0, the data DI(7:0) is written to the device. When 1, the data DO(7:0) from the device is read. In the latter case, the chip drives the SDO at the start of bit 8.

**bit 1:**  $\overline{MS}$  bit. When 0, the address remains unchanged in multiple read/write commands. When 1, the address is auto incremented in multiple read/write commands.

**bit 2-7:** address AD(5:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (write mode). This is the data that is written to the device (MSb first).


**bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods are added. When  $\overline{MS}$  bit is 0, the address used to read/write data remains the same for every block. When  $\overline{MS}$  bit is 1, the address used to read/write data is incremented at every block.

The function and the behavior of SDI and SDO remain unchanged.

### 5.2.1 SPI read

Figure 13. SPI read protocol



The SPI Read command is performed with 16 clock pulses. Multiple byte read command is performed adding blocks of 8 clock pulses at the previous one.

**bit 0:** READ bit. The value is 1.


**bit 1:**  $\overline{MS}$  bit. When 0, do not increment address, when 1, increment address in multiple reading.

**bit 2-7:** address AD(5:0). This is the address field of the indexed register.

**bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first).


**bit 16-...** : data DO(...-8). Further data in multiple byte reading.

Figure 14. Multiple bytes SPI read protocol (2-byte example)



### 5.2.2 SPI write

Figure 15. SPI write protocol



The SPI Write command is performed with 16 clock pulses. Multiple byte write command is performed adding blocks of 8 clock pulses at the previous one.

**bit 0:** WRITE bit. The value is 0.


**bit 1:**  $\overline{MS}$  bit. When 0, do not increment address, when 1, increment address in multiple writing.

**bit 2 -7:** address AD(5:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (write mode). This is the data that is written inside the device (MSb first).

**bit 16-...** : data DI(...-8). Further data in multiple byte writing.


Figure 16. Multiple bytes SPI write protocol (2-byte example)



### 5.2.3 SPI read in 3-wire mode

3-wire mode is entered by setting bit SIM (SPI serial interface mode selection) to 1 in [CTRL\\_REG4 \(23h\)](#).

Figure 17. SPI read protocol in 3-wire mode



The SPI read command is performed with 16 clock pulses:

**bit 0:** READ bit. The value is 1.

**bit 1:**  $\overline{MS}$  bit. When 0, do not increment address, when 1, increment address in multiple reading.

**bit 2-7:** address AD(5:0). This is the address field of the indexed register.

**bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

Multiple read command is also available in 3-wire mode.

## 6 Output register mapping

[Table 16](#) provides a listing of the 8-bit registers embedded in the device and the related addresses:

**Table 16. Register address map**

Name	Type	Register address		Default
		Hex	Binary	
Reserved	--	00-0E	--	--
WHO_AM_I	r	0F	000 1111	11010100
Reserved	--	10-1F	--	--
CTRL_REG1	rw	20	010 0000	00000111
CTRL_REG2	rw	21	010 0001	00000000
CTRL_REG3	rw	22	010 0010	00000000
CTRL_REG4	rw	23	010 0011	00000000
CTRL_REG5	rw	24	010 0100	00000000
REFERENCE	rw	25	010 0101	00000000
OUT_TEMP	r	26	010 0110	Output
STATUS_REG	r	27	010 0111	Output
OUT_X_L	r	28	010 1000	Output
OUT_X_H	r	29	010 1001	Output
OUT_Y_L	r	2A	010 1010	Output
OUT_Y_H	r	2B	010 1011	Output
OUT_Z_L	r	2C	010 1100	Output
OUT_Z_H	r	2D	010 1101	Output
FIFO_CTRL_REG	rw	2E	010 1110	00000000
FIFO_SRC_REG	r	2F	010 1111	Output
INT1_CFG	rw	30	011 0000	00000000
INT1_SRC	r	31	011 0001	Output
INT1_TSH_XH	rw	32	011 0010	00000000
INT1_TSH_XL	rw	33	011 0011	00000000
INT1_TSH_YH	rw	34	011 0100	00000000
INT1_TSH_YL	rw	35	011 0101	00000000
INT1_TSH_ZH	rw	36	011 0110	00000000
INT1_TSH_ZL	rw	37	011 0111	00000000
INT1_DURATION	rw	38	011 1000	00000000

Registers marked as *Reserved* must not be changed. The writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

## 7 Register description

The device contains a set of registers which are used to control its behavior and to retrieve angular data rate. The registers' address, made up of 7 bits, is used to identify them and to write the data through the serial interface.

### 7.1 WHO\_AM\_I (0Fh)

**Table 17. WHO\_AM\_I register**

1	1	0	1	0	1	0	0
---	---	---	---	---	---	---	---

Device identification register.

### 7.2 CTRL\_REG1 (20h)

**Table 18. CTRL\_REG1 register**

DR1	DR0	BW1	BW0	PD	Zen	Xen	Yen
-----	-----	-----	-----	----	-----	-----	-----

**Table 19. CTRL\_REG1 description**

DR1-DR0	Output Data Rate selection. Refer to <a href="#">Table 20</a>
BW1-BW0	Bandwidth selection. Refer to <a href="#">Table 20</a>
PD	Power-down mode enable. Default value: 0 (0: power-down mode, 1: normal mode or sleep mode)
Zen	Z axis enable. Default value: 1 (0: Z axis disabled; 1: Z axis enabled)
Yen	Y axis enable. Default value: 1 (0: Y axis disabled; 1: Y axis enabled)
Xen	X axis enable. Default value: 1 (0: X axis disabled; 1: X axis enabled)

**DR<1:0>** is used to set ODR selection. **BW <1:0>** is used to set Bandwidth selection.

In [Table 20](#) all frequencies resulting in a combination of DR / BW bits are reported.

**Table 20. DR and BW configuration setting**

DR <1:0>	BW <1:0>	ODR [Hz]	Cut-Off [Hz]
00	00	95	12.5
00	01	95	25
00	10	95	25
00	11	95	25
01	00	190	12.5
01	01	190	25
01	10	190	50
01	11	190	70
10	00	380	20
10	01	380	25
10	10	380	50
10	11	380	100
11	00	760	30
11	01	760	35
11	10	760	50
11	11	760	100

A combination of **PD**, **Zen**, **Yen**, **Xen** are used to set the device in different modes (power down / normal / sleep mode) according to [Table 21](#).

**Table 21. Power mode selection configuration**

Mode	PD	Zen	Yen	Xen
Power down	0	-	-	-
Sleep	1	0	0	0
Normal	1	-	-	-



## 7.3 CTRL\_REG2 (21h)

**Table 22. CTRL\_REG2 register**

0 <sup>(1)</sup>	0 <sup>(1)</sup>	HPM1	HPM1	HPCF3	HPCF2	HPCF1	HPCF0
------------------	------------------	------	------	-------	-------	-------	-------

1. These bits must be set to '0' for proper working of the device.

**Table 23. CTRL\_REG2 description**

HPM1-HPM0	High-pass filter mode selection. Default value: 00. Refer to <a href="#">Table 24</a>
HPCF3-HPCF0	High-pass filter cut-off frequency selection. Refer to <a href="#">Table 25</a>

**Table 24. High-pass filter mode configuration**

HPM1	HPM0	High-pass filter mode
0	0	Normal mode (reset reading HP_RESET_FILTER)
0	1	Reference signal for filtering
1	0	Normal mode
1	1	Autoreset on interrupt event

**Table 25. High-pass filter cut-off frequency configuration [Hz]**

HPCF3-0	ODR =95 Hz	ODR =190 Hz	ODR =380 Hz	ODR =760 Hz
0000	7.2	13.5	27	51.4
0001	3.5	7.2	13.5	27
0010	1.8	3.5	7.2	13.5
0011	0.9	1.8	3.5	7.2
0100	0.45	0.9	1.8	3.5
0101	0.18	0.45	0.9	1.8
0110	0.09	0.18	0.45	0.9
0111	0.045	0.09	0.18	0.45
1000	0.018	0.045	0.09	0.18
1001	0.009	0.018	0.045	0.09

## 7.4 CTRL\_REG3 (22h)

**Table 26. CTRL\_REG1 register**

I1_Int1	I1_Boot	H_Lactive	PP_OD	I2_DRDY	I2_WTM	I2_ORun	I2_Empty
---------	---------	-----------	-------	---------	--------	---------	----------

**Table 27. CTRL\_REG3 description**

I1_Int1	Interrupt enable on INT1 pin. Default value 0. (0: disable; 1: enable)
I1_Boot	Boot status available on INT1. Default value 0. (0: disable; 1: enable)
H_Lactive	Interrupt active configuration on INT1. Default value 0. (0: high; 1:low)
PP_OD	Push-pull / open drain. Default value: 0. (0: push-pull; 1: open drain)
I2_DRDY	Date ready on DRDY/INT2. Default value 0. (0: disable; 1: enable)
I2_WTM	FIFO Watermark interrupt on DRDY/INT2. Default value: 0. (0: disable; 1: enable)
I2_ORun	FIFO Overrun interrupt on DRDY/INT2 Default value: 0. (0: disable; 1: enable)
I2_Empty	FIFO Empty interrupt on DRDY/INT2. Default value: 0. (0: disable; 1: enable)

## 7.5 CTRL\_REG4 (23h)

**Table 28. CTRL\_REG4 register**

BDU	BLE	FS1	FS0	-	0 <sup>(1)</sup>	0 <sup>(1)</sup>	SIM
-----	-----	-----	-----	---	------------------	------------------	-----

1. This value must not be changed

**Table 29. CTRL\_REG4 description**

BDU	Block data update. Default value: 0 (0: continuous update; 1: output registers not updated until MSB and LSB reading)
BLE	Big/little endian data selection. Default value 0. (0: Data LSB @ lower address; 1: Data MSB @ lower address)
FS1-FS0	Full scale selection. Default value: 00 (00: 250 dps; 01: 500 dps; 10: 2000 dps; 11: 2000 dps)
SIM	SPI serial interface mode selection. Default value: 0 (0: 4-wire interface; 1: 3-wire interface).

## 7.6 CTRL\_REG5 (24h)

**Table 30. CTRL\_REG5 register**

BOOT	FIFO_EN	--	HPen	INT1_Sel1	INT1_Sel0	Out_Sel1	Out_Sel0
------	---------	----	------	-----------	-----------	----------	----------


**Table 31. CTRL\_REG5 description**

BOOT	Reboot memory content. Default value: 0 (0: normal mode; 1: reboot memory content)
FIFO_EN	FIFO enable. Default value: 0 (0: FIFO disable; 1: FIFO enable)

**Table 31. CTRL\_REG5 description (continued)**

Hpen	High-pass filter enable. Default value: 0 (0: HPF disabled; 1: HPF enabled, see <a href="#">Figure 20</a> )
INT1_Sel1- INT1_Sel0	INT1 selection configuration. Default value: 0 (See <a href="#">Figure 20</a> )
Out_Sel1- Out_Sel1	Out selection configuration. Default value: 0 (See <a href="#">Figure 20</a> )

**Figure 18. INT1\_Sel and Out\_Sel configuration block diagram**



AM07949V2

**Table 32. Out\_Sel configuration setting**

Hpen	OUT_SEL1	OUT_SEL0	Description
x	0	0	Data in DataReg and FIFO are non-high-pass-filtered
x	0	1	Data in DataReg and FIFO are high-pass-filtered
0	1	x	Data in DataReg and FIFO are low-pass-filtered by LPF2
1	1	x	Data in DataReg and FIFO are high-pass and low-pass-filtered by LPF2

**Table 33. INT\_SEL configuration setting**

Hpen	INT_SEL1	INT_SEL2	Description
x	0	0	Non-high-pass-filtered data are used for interrupt generation
x	0	1	High-pass-filtered data are used for interrupt generation

**Table 33. INT\_SEL configuration setting (continued)**

Hpen	INT_SEL1	INT_SEL2	Description
0	1	x	Low-pass-filtered data are used for interrupt generation
1	1	x	High-pass and low-pass-filtered data are used for interrupt generation

## 7.7 REFERENCE/DATACAPTURE (25h)

**Table 34. REFERENCE register**

Ref7	Ref6	Ref5	Ref4	Ref3	Ref2	Ref1	Ref0
------	------	------	------	------	------	------	------

**Table 35. REFERENCE register description**

Ref 7-Ref0	Reference value for interrupt generation. Default value: 0
------------	--

## 7.8 OUT\_TEMP (26h)

**Table 36. OUT\_TEMP register**

Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0
-------	-------	-------	-------	-------	-------	-------	-------

**Table 37. OUT\_TEMP register description**

Temp7-Temp0	Temperature data. The value is expressed as 2's complement.
-------------	---

## 7.9 STATUS\_REG (27h)

**Table 38. STATUS\_REG register**

ZYXOR	ZOR	YOR	XOR	ZYXDA	ZDA	YDA	XDA
-------	-----	-----	-----	-------	-----	-----	-----

**Table 39. STATUS\_REG description**

ZYXOR	X, Y, Z -axis data overrun. Default value: 0 (0: no overrun has occurred; 1: new data has overwritten the previous one before it was read)
ZOR	Z axis data overrun. Default value: 0 (0: no overrun has occurred; 1: a new data for the Z-axis has overwritten the previous one)
YOR	Y axis data overrun. Default value: 0 (0: no overrun has occurred; 1: a new data for the Y-axis has overwritten the previous one)

**Table 39. STATUS\_REG description (continued)**

XOR	X axis data overrun. Default value: 0 (0: no overrun has occurred; 1: a new data for the X-axis has overwritten the previous one)
ZYXDA	X, Y, Z -axis new data available. Default value: 0 (0: a new set of data is not yet available; 1: a new set of data is available)
ZDA	Z axis new data available. Default value: 0 (0: a new data for the Z-axis is not yet available; 1: a new data for the Z-axis is available)
YDA	Y axis new data available. Default value: 0 (0: a new data for the Y-axis is not yet available; 1: a new data for the Y-axis is available)
XDA	X axis new data available. Default value: 0 (0: a new data for the X-axis is not yet available; 1: a new data for the X-axis is available)

**7.10 OUT\_X\_L (28h), OUT\_X\_H (29h)**

X-axis angular rate data. The value is expressed as 2's complement.

**7.11 OUT\_Y\_L (2Ah), OUT\_Y\_H (2Bh)**

Y-axis angular rate data. The value is expressed as 2's complement.

**7.12 OUT\_Z\_L (2Ch), OUT\_Z\_H (2Dh)**

Z-axis angular rate data. The value is expressed as 2's complement.

**7.13 FIFO\_CTRL\_REG (2Eh)****Table 40. REFERENCE register**

FM2	FM1	FM0	WTM4	WTM3	WTM2	WTM1	WTM0
-----	-----	-----	------	------	------	------	------

**Table 41. REFERENCE register description**

FM2-FM0	FIFO mode selection. Default value: 00 (see <a href="#">Table 42</a> )
WTM4-WTM0	FIFO threshold. Watermark level setting

**Table 42. FIFO mode configuration**

FM2	FM1	FM0	FIFO mode
0	0	0	Bypass mode
0	0	1	FIFO mode
0	1	0	Stream mode

**Table 42. FIFO mode configuration (continued)**

FM2	FM1	FM0	FIFO mode
0	1	1	Stream-to-FIFO mode
1	0	0	Bypass-to-Stream mode

## 7.14 FIFO\_SRC\_REG (2Fh)

**Table 43. FIFO\_SRC register**

WTM	OVRN	EMPTY	FSS4	FSS3	FSS2	FSS1	FSS0
-----	------	-------	------	------	------	------	------

**Table 44. FIFO\_SRC register description**

WTM	Watermark status. (0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)
OVRN	Overflow bit status. (0: FIFO is not completely filled; 1:FIFO is completely filled)
EMPTY	FIFO empty bit. (0: FIFO not empty; 1: FIFO empty)
FSS4-FSS1	FIFO stored data level

## 7.15 INT1\_CFG (30h)

**Table 45. INT1\_CFG register**

AND/OR	LIR	ZHIE	ZLIE	YHIE	YLIE	XHIE	XLIE
--------	-----	------	------	------	------	------	------

**Table 46. INT1\_CFG description**

AND/OR	AND/OR combination of interrupt events. Default value: 0 (0: OR combination of interrupt events 1: AND combination of interrupt events)
LIR	Latch interrupt request. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched) Cleared by reading INT1_SRC reg.
ZHIE	Enable interrupt generation on Z high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)
ZLIE	Enable interrupt generation on Z low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)
YHIE	Enable interrupt generation on Y high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)

**Table 46. INT1\_CFG description**

YLIE	Enable interrupt generation on Y low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)
XHIE	Enable interrupt generation on X high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)
XLIE	Enable interrupt generation on X low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)

Configuration register for Interrupt source.

## 7.16 INT1\_SRC (31h)

**Table 47. INT1\_SRC register**

0	IA	ZH	ZL	YH	YL	XH	XL
---	----	----	----	----	----	----	----

**Table 48. INT1\_SRC description**

IA	Interrupt active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupts have been generated)
ZH	Z high. Default value: 0 (0: no interrupt, 1: Z high event has occurred)
ZL	Z low. Default value: 0 (0: no interrupt; 1: Z low event has occurred)
YH	Y high. Default value: 0 (0: no interrupt, 1: Y high event has occurred)
YL	Y low. Default value: 0 (0: no interrupt, 1: Y low event has occurred)
XH	X high. Default value: 0 (0: no interrupt, 1: X high event has occurred)
XL	X low. Default value: 0 (0: no interrupt, 1: X low event has occurred)

Interrupt source register. Read only register.

Reading at this address clears the INT1\_SRC IA bit (and eventually the interrupt signal on the INT1 pin) and allows to refresh data in the INT1\_SRC register if the latched option was chosen.

## 7.17 INT1\_THS\_XH (32h)

**Table 49. INT1\_THS\_XH register**

-	THSX14	THSX13	THSX12	THSX11	THSX10	THSX9	THSX8
---	--------	--------	--------	--------	--------	-------	-------

**Table 50. INT1\_THS\_XH description**

THSX14 - THSX9	Interrupt threshold. Default value: 0000 0000
----------------	---

## 7.18 INT1\_THS\_XL (33h)

**Table 51. INT1\_THS\_XL register**

THSX7	THSX6	THSX5	THSX4	THSX3	THSX2	THSX1	THSX0
-------	-------	-------	-------	-------	-------	-------	-------

**Table 52. INT1\_THS\_XL description**

THSX7 - THSX0	Interrupt threshold. Default value: 0000 0000
---------------	---

## 7.19 INT1\_THS\_YH (34h)

**Table 53. INT1\_THS\_YH register**

-	THSY14	THSY13	THSY12	THSY11	THSY10	THSY9	THSY8
---	--------	--------	--------	--------	--------	-------	-------

**Table 54. INT1\_THS\_YH description**

THSY14 - THSY9	Interrupt threshold. Default value: 0000 0000
----------------	---

## 7.20 INT1\_THS\_YL (35h)

**Table 55. INT1\_THS\_YL register**

THSR7	THSY6	THSY5	THSY4	THSY3	THSY2	THSY1	THSY0
-------	-------	-------	-------	-------	-------	-------	-------

**Table 56. INT1\_THS\_YL description**

THSY7 - THSY0	Interrupt threshold. Default value: 0000 0000
---------------	---

## 7.21 INT1\_THS\_ZH (36h)

**Table 57. INT1\_THS\_ZH register**

-	THSZ14	THSZ13	THSZ12	THSZ11	THSZ10	THSZ9	THSZ8
---	--------	--------	--------	--------	--------	-------	-------

**Table 58. INT1\_THS\_ZH description**

THSZ14 - THSZ9	Interrupt threshold. Default value: 0000 0000
----------------	---



## 7.22 INT1\_THS\_ZL (37h)

**Table 59. INT1\_THS\_ZL register**

THSZ7	THSZ6	THSZ5	THSZ4	THSZ3	THSZ2	THSZ1	THSZ0
-------	-------	-------	-------	-------	-------	-------	-------

**Table 60. INT1\_THS\_ZL description**

THSZ7 - THSZ0	Interrupt threshold. Default value: 0000 0000
---------------	---

## 7.23 INT1\_DURATION (38h)

**Table 61. INT1\_DURATION register**

WAIT	D6	D5	D4	D3	D2	D1	D0
------	----	----	----	----	----	----	----

**Table 62. INT1\_DURATION description**

WAIT	WAIT enable. Default value: 0 (0: disable; 1: enable)
D6 - D0	Duration value. Default value: 000 0000

**D6 - D0** bits set the minimum duration of the Interrupt event to be recognized. Duration steps and maximum values depend on the ODR chosen.

The **WAIT** bit has the following meaning:

Wait = '0': the interrupt falls immediately if signal crosses the selected threshold

Wait = '1': if signal crosses the selected threshold, the interrupt falls only after the duration has counted the number of samples at the selected data rate, written into the duration counter register.

Figure 19. Wait disabled






Figure 20. Wait enabled



## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

**Figure 21. LGA-16: mechanical data and package dimensions**



## 9 Revision history

**Table 63. Document revision history**

Date	Revision	Changes
02-Dec-11	1	Initial release.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

