32-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs

Features


- Processed with HVCMOS® technology
- Low power level shifting
- ► Shift register speed 8.0MHz
- Latched data outputs
- ▶ 5.0V CMOS compatible inputs
- ► Diode to V_{DD} allows efficient power recovery

General Description

The HV9408 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output, high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays.

This device consists of a 32-bit shift register, 32 latches, and control logic to enable outputs. HV_{OUT} 1 is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV9408 shifts in the counter-clockwise direction when viewed from the top of the package. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low.

Block Diagram



Ordering Information

Part Number	Package Options	Packing		
HV9408PJ-G	44-Lead PLCC	27/Tube		
HV9408PJ-G M903	44-Lead PLCC	500/Reel		

⁻G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings

Parameter	Value
Supply voltage, V _{DD}	-0.5V to +7.0V
Supply voltage, V_{pp}	-0.5V to +90V
Logic input levels	-0.5V to V _{DD} +0.5V
Ground current ¹	1.5A
Continuous total power dissipation ²	1200W
Operating temperature range	-40 to +85°C
Storage temperature range	-65 to +150°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{j_{oldsymbol{a}}}$			
44-Lead PLCC	37°C/W			


Mounted on FR-4 board, 25mm x 25mm x 1.57mm

Pin Configuration



44-Lead Plastic Leaded Chip Carrier (top view)

Product Marking



Package may or may not include the following marks: Si or
44-Lead Plastic Leaded Chip Carrier

Recommended Operating Conditions

Sym	Parameter	Min	Max	Units
V _{DD}	Logic voltage supply	4.5	5.5	V
V_{pp}	High voltage supply	8.0	80	V
V _{IH}	Input high voltage	V _{DD} - 0.5	$V_{_{\mathrm{DD}}}$	V
V _{IL}	Input low voltage	0	0.5	V
f _{CLK}	Clock frequency	0	8.0	MHz
T _A	Operating free-air temperature	-40	+85	°C

Electrical Characteristics $(V_{PP} = 60V, V_{DD} = 5.0V, T_A = 25^{\circ}C)$

DC Characteristics

Sym	Parameter	Min	Max Units		Conditions		
l _{PP}	V _{PP} supply current	-	100	μA	HV _{OUTPUTS} high to low		
I _{DDQ}	I _{DD} supply current (quiescent)	-	100	μA	All inputs = V _{DD} or GND		
l _{DD}	I _{DD} supply current (operating)	-	15	mA	$V_{DD} = V_{DD} \text{ max}, f_{CLK} = 8.0 \text{ MHz}$		
V _{OH} (Data)	Shift register output voltage	V _{DD} -0.5	ı	V	I _o = -100μA		
V _{OL} (Data)	Shift register output voltage	-	0.5	V	I _o = 100μA		
I _{IH}	Current leakage, any input	-	1.0	μA	Input = V _{DD}		
I _{IL}	Current leakage, any input	-	-1.0	μA	Input = GND		
V _{oc}	HV output clamp diode voltage	-	-1.5	V	I _{oc} = -5.0mA		
V _{OH}	HV output when sourcing		-	V	I _{OH} = -20mA, 0 to 70°C		
V _{OL}	HV output when sinking	-	4.0	V	I _{OL} = 5.0mA, 0 to 70°C		

AC Characteristics

Sym	Parameter	Min	Max	Units	Conditions
f _{CLK}	f _{CLK} Clock frequency		8.0	MHz	
$t_{_{ m WL}}$ or $t_{_{ m WH}}$	Clock width, high or low	62	-	ns	
t _{su}	Setup time before CLK rises	25	-	ns	
t _H	Hold time after CLK rises	10	-	ns	
t _{DLH} (Data)	Data output delay after L to H CLK	-	110	ns	CL = 15pF
t _{DHL} (Data)	Data output delay after H to L CLK	-	110	ns	CL = 15pF
t _{DLE}	LE delay after L to H CLK	50	-	ns	
t _{wle}	Width of LE pulse	50	-	ns	
t _{SLE}	LE setup time before L to H CLK	50	-	ns	
t _{on}	Delay from LE to HV _{OUT} , L to H	-	500	ns	
t _{OFF}	Delay from LE to HV _{OUT} , H to L	-	500	ns	


Power-Up Sequence

- 1. Connect ground
- 2. Apply V_{DD} 3. Set all inputs (Data, CLK, Enable, etc.) to a known state


4. Apply V_{PP} Power-down sequence should be the reverse of the above.

The V_{PP} should not drop below V_{DD} during operations.

Input and Output Equivalent Circuits



Switching Waveforms



Function Tables

Data Input	CLK	Data Output
Н		Н
L	L	L
X	No_	No change

Data Input	LE	OE	HV Output
X	X	L	All HV _{OUT} = low
X	L	Н	Previous latched data
Н	Н	Н	Н
L	Н	Н	L


Pin Description

Pin Function HV _{our} 16										
2 HV _{our} 17 3 HV _{our} 18 4 HV _{our} 19 5 HV _{our} 20 6 HV _{our} 21 7 HV _{our} 22 8 HV _{our} 23 9 HV _{our} 24 10 HV _{our} 25 11 HV _{our} 26 12 HV _{our} 27 13 HV _{our} 28 14 HV _{our} 29 15 HV _{our} 30 16 HV _{our} 31 17 HV _{our} 32 8 Serial data output Data Out Data output for cascading to the data input of the next device. 19 N/C 20 N/C 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 4 HV _{our} 29 High voltage outputs. High voltage outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{inp} rail levels. High voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{inp} rail levels. High voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{inp} rail levels. Serial data output Data output for cascading to the data input of the next device. Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground.	Pin	Function	Description							
3 HV _{our} 18 4 HV _{our} 19 5 HV _{our} 20 6 HV _{our} 21 7 HV _{our} 22 8 HV _{our} 23 9 HV _{our} 24 10 HV _{our} 25 11 HV _{our} 26 12 HV _{our} 27 13 HV _{our} 28 14 HV _{our} 29 15 HV _{our} 30 16 HV _{our} 31 17 HV _{our} 32 8 Serial data output Data Out Data output for cascading to the data input of the next device. 19 N/C 20 N/C 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. High voltage outputs. High voltage outputs. High voltage outputs. High voltage outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{pp} rail levels. High voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{pp} rail levels. High voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{pp} rail levels. Serial data output of the levels. Serial data output Data output for cascading to the data input of the next device. Data shift register clock. Input are shifted into the shift register on the positive edge of the clock.	1	HV _{OUT} 16								
4 HV _{our} 19 5 HV _{our} 20 6 HV _{our} 21 7 HV _{our} 22 8 HV _{our} 23 9 HV _{our} 24 10 HV _{our} 25 11 HV _{our} 26 12 HV _{our} 27 13 HV _{our} 27 13 HV _{our} 30 16 HV _{our} 31 17 HV _{our} 32 18 Data Out Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C 21 N/C 22 CLK GND Logic and high voltage ground. VPP High voltage outputs. High voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{PP} rail levels. Serial data output of the next device. Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground.	2	HV _{OUT} 17								
5	3	HV _{OUT} 18								
6 HV _{our} 21 7 HV _{our} 22 8 HV _{our} 23 9 HV _{our} 24 10 HV _{our} 25 11 HV _{our} 26 12 HV _{our} 27 13 HV _{our} 28 14 HV _{our} 30 16 HV _{our} 30 17 HV _{our} 30 18 Data Out Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. High voltage outputs. High voltage outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{pp} rail levels. Serial levels. High voltage outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{pp} rail levels. Serial data output of the next device. Serial data output Data output for cascading to the data input of the next device. Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 24 VPP High voltage ground.	4	HV _{OUT} 19								
The state of the	5	HV _{OUT} 20								
B	6	HV _{OUT} 21								
9	7	HV _{OUT} 22								
High Voltage push-pul outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V _{PP} rail levels. 11	8	HV _{OUT} 23	High voltage outputs.							
10 HV _{our} 25 11 HV _{our} 26 12 HV _{our} 27 13 HV _{our} 29 15 HV _{our} 30 16 HV _{our} 31 17 HV _{our} 32 Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. 21 N/C CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	9	HV _{OUT} 24	High voltage push-pull outputs, which, depending on controlling low voltage data, can drive							
12 HV _{our} 27 13 HV _{our} 28 14 HV _{our} 30 16 HV _{our} 31 17 HV _{our} 32 Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	10	HV _{OUT} 25								
13 HV _{out} 28 14 HV _{out} 29 15 HV _{out} 30 16 HV _{out} 31 17 HV _{out} 32 18 Data Out Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	11	HV _{OUT} 26								
14 HV _{our} 29 15 HV _{our} 30 16 HV _{our} 31 17 HV _{our} 32 Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	12	HV _{OUT} 27								
15 HV _{our} 30 16 HV _{our} 31 17 HV _{our} 32 18 Data Out Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	13	HV _{OUT} 28								
16 HV _{our} 31 17 HV _{our} 32 18 Data Out Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	14									
17 HV _{out} 32 18 Data Out Serial data output Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. 21 N/C Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	15	HV _{OUT} 30								
Serial data output Data Out Data output for cascading to the data input of the next device. No connect. No connect. CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. GND Logic and high voltage ground. VPP High voltage power rail.	16	HV _{OUT} 31								
Data Out Data output for cascading to the data input of the next device. N/C No connect. Data shift register clock. CLK Data shift register on the positive edge of the clock. GND Logic and high voltage ground. VPP High voltage power rail.	17	HV _{OUT} 32								
Data output for cascading to the data input of the next device. 19 N/C 20 N/C No connect. 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. 3 GND Logic and high voltage ground. VPP High voltage power rail.		Data Out	Serial data output							
19 N/C 20 N/C No connect. 21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. GND Logic and high voltage ground. VPP High voltage power rail.	18		Data output for cascading to the data input of the next device							
20 N/C No connect. 21 N/C Data shift register clock. CLK Input are shifted into the shift register on the positive edge of the clock. CS GND Logic and high voltage ground. VPP High voltage power rail.	10	N/C	Data output for output of the data input of the floor							
21 N/C 22 CLK Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. GND Logic and high voltage ground. VPP High voltage power rail.			No compact							
Data shift register clock. Input are shifted into the shift register on the positive edge of the clock. GND Logic and high voltage ground. VPP High voltage power rail.			NO CORRECT.							
22 CLK Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	21	N/C								
Input are shifted into the shift register on the positive edge of the clock. 23 GND Logic and high voltage ground. 24 VPP High voltage power rail.	22	CLK	Data shift register clock.							
24 VPP High voltage power rail.		J 21.1	Input are shifted into the shift register on the positive edge of the clock.							
	23	GND	Logic and high voltage ground.							
25 VDD Low voltage logic power rail.	24	VPP	High voltage power rail.							
	25	VDD	Low voltage logic power rail.							

Pin	Function	Description
	Latch Enable	Latch enable input.
26		When LE is high, shift register data is transferred into a data latch. When LE is low, data is latched, and new data can be clocked into the shift register.
		Serial data input.
27	Data In	Data needs to be present before each rising edge of the clock.
		Output enable input.
28	Output Enable	When OE is low, all HV outputs are forced into a low state, regardless of data in each channel. When OE is high, all HV outputs reflect data latched.
29	N/C	No connect.
30	HV _{out} 1	
31	HV _{OUT} 2	
32	HV _{OUT} 3	
33	HV _{OUT} 4	
34	HV _{OUT} 5	
35	HV _{OUT} 6	
36	HV _{OUT} 7	High voltage outputs.
37	HV _{OUT} 8	High voltage push-pull outputs, which, depending on controlling low voltage data, can drive
38	HV _{OUT} 9	loads either to a GND, or to V_{PP} rail levels.
39	HV _{OUT} 10	
40	HV _{out} 11	
41	HV _{OUT} 12	
42	HV _{OUT} 13	
43	HV _{OUT} 14	
44	HV _{OUT} 15	

44-Lead PLCC Package Outline (PJ)

.653x.653in body, .180in height (max), .050in pitch



Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Actual shape of this feature may vary.

Symb	ol	Α	A1	A2	b	b1	D	D1	E	E1	е	R
	MIN	.165	.090	.062	.013	.026	.685	.650	.685	.650		.025
Dimension (inches)	NOM	.172	.105	-	-	-	.690	.653	.690	.653	.050 BSC	.035
(11101100)	MAX	.180	.120	.083	.021	.036 [†]	.695	.656	.695	.656		.045

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-44PLCCPJ, Version F031111.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited

