# MM54HC164/MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

## **General Description**

The MM54HC164/MM74HC164 utilizes advanced silicongate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices

This 8-Bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip flop. Inputs A & B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and resets the first flip flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-Bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.


The 54HC/74HC logic family is functionally as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\rm CC}$  and ground.

### **Features**

- Typical operating frequency: 50 MHz
- Typical propagation delay: 19 ns (clock to Q)
- Wide operating supply voltage range: 2-6V
- Low input current: 1  $\mu$ A maximum
- $\blacksquare$  Low quiescent supply current: 80  $\mu$ A maximum (74HC Series)
- Fanout of 10 LS-TTL loads

### **Connection and Logic Diagrams**

## Dual-In-Line Package



## **Truth Table**

	Inputs				Outputs			
	Clear	Clock	Α	В	$Q_{A}$	$Q_{B}$		$Q_{H}$
	L	Х	Х	Χ	L	L		L
	Н	L	Х	Χ	$Q_{AO}$	$Q_{BO}$		$Q_{HO}$
	Н	<b>1</b>	Н	Н	Н	$Q_{An}$		$Q_{Gn}$
	Н	1	L	Χ	L	$Q_{An}$		$Q_{Gn}$
-	Н	1	Х	L	L	$Q_{An}$		$Q_{Gn}$

H = High Level(steady state), L = Low Level(steady state)


X = Irrelevant (any input, including transitions)

 $\uparrow$  = Transition from low to high level.

 $Q_{AO},\,Q_{BO},\,Q_{HO}=$  the level of  $Q_A,\,Q_B,$  or  $Q_H,$  respectively, before the indicated steady state input conditions were established.

 $Q_{An}$ ,  $Q_{Gn}=$  The level of  $Q_A$  or  $Q_G$  before the most recent  $\uparrow$  transition of the clock; indicated a one-bit shift.

### Order Number MM54HC164 or MM74HC164



# **Absolute Maximum Ratings** (Notes 1 & 2) If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{\mbox{\footnotesize CC}}\!+\!0.5\mbox{\footnotesize V}$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	$\pm20~mA$
DC Output Current, per pin (I <sub>OUT</sub> )	$\pm25~\text{mA}$
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	$\pm$ 50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to $+150$ °C

Power Dissipation (P<sub>D</sub>)

 (Note 3)
 600 mW

 S.O. Package only
 500 mW

Lead Temp. (T<sub>L</sub>)

(Soldering 10 seconds)

# **Operating Conditions**

Supply Voltage (V <sub>CC</sub> )	Min 2	<b>Max</b> 6	Units V
DC Input or Output Voltage $(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temp. Range (T <sub>A</sub> ) MM74HC MM54HC	-40 -55	+85 +125	°C
$ \begin{array}{ll} \text{Input Rise or Fall Times} \\ (t_{r},t_{f}) & V_{CC}\!=\!2.0V \\ & V_{CC}\!=\!4.5V \\ & V_{CC}\!=\!6.0V \end{array} $		1000 500 400	ns ns ns

## **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units	
				Тур		Guaranteed	Limits		
$V_{IH}$	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V	
V <sub>IL</sub>	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V	
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V	
		$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \le 4.0$ mA $ I_{OUT}  \le 5.2$ mA	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V	
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V	
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ	
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ	

260°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C. Note 4: For a power supply of 5V  $\pm 10$ % the worst case output voltages  $(V_{OH}, \text{ and } V_{OL})$  occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5$ V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current  $(I_{IN}, I_{CC}, \text{ and } I_{OZ})$  occur for CMOS at the higher voltage and so the 6.0V values should be used.

Note 2: Unless otherwise specified all voltages are referenced to ground.

<sup>\*\*</sup>VIL limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

# AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency			30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Output		19	30	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clear to Output		23	35	ns
t <sub>REM</sub>	Minimum Removal Time, Clear to Clock		-2	0	ns
t <sub>S</sub>	Minimum Setup Time Data to Clock		12	20	ns
t <sub>H</sub>	Minimum Hold Time Clock to Data		1	5	ns
t <sub>W</sub>	Minimum Pulse Width Clear or Clock		10	16	ns

# AC Electrical Characteristics $C_L = 50 \text{ pF}, t_f = t_f = 6 \text{ ns}$ (unless otherwise specified)


Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	25°C	74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Typ Guaranteed Limits				
f <sub>MAX</sub>	Maximum Operating Frequency		2.0V 4.5V 6.0V		5 27 31	4 21 24	3 18 20	MHz MHz MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Output		2.0V 4.5V 6.0V	115 13 20	175 35 30	218 44 38	254 51 44	ns ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clear to Output		2.0V 4.5V 6.0V	140 28 24	205 41 35	256 51 44	297 59 51	ns ns ns
t <sub>REM</sub>	Minimum Removal Time Clear to Clock		2.0V 4.5V 6.0V	-7 -3 -2	0 0 0	0 0 0	0 0 0	ns ns ns
t <sub>S</sub>	Minimum Setup Time Data to Clock		2.0V 4.5V 6.0V	25 14 12	100 20 17	125 25 21	150 30 25	ns ns ns
t <sub>H</sub>	Minimum Hold Time Clock to Data		2.0V 4.5V 6.0V	-2 0 1	5 5 5	5 5 5	5 5 5	ns ns ns
t <sub>W</sub>	Minimum Pulse Width Clear or Clock		2.0V 4.5V 6.0V	22 11 10	80 16 14	100 20 18	120 24 20	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V		75 15 13	95 19 16	110 22 19	ns ns ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per package)	5.0V	150				pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF

 $\textbf{Note 5:} \ C_{PD} \ \text{determines the no load dynamic power consumption,} \ P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}, \ \text{and the no load dynamic current consumption,} \ I_S = C_{PD} \ V_{CC} \ f + I_{CC}.$ 

### Physical Dimensions inches (millimeters) 0.785 (19.939) MAX 14 13 12 11 10 9 8 (0.635) RAD 0.220-0.310 (5.588-7.874) 1 2 3 4 5 6 7



Ceramic Dual-In-Line Package (J) Order Number MM54HC164J or MM74HC164J NS Package Number J14A



Molded Dual-In-Line Package (N) Order Number MM74HC164N NS Package Number N14A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408