

## 32-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs

### Features


- ▶ Processed with HVCMOS® technology
- ▶ Low power level shifting
- ▶ Shift register speed 8.0MHz
- ▶ Latched data outputs
- ▶ 5.0V CMOS compatible inputs
- ▶ Diode to  $V_{pp}$  allows efficient power recovery

### General Description

The HV9308 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output, high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays.

This device consists of a 32-bit shift register, 32 latches, and control logic to enable outputs.  $HV_{OUT1}$  is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV9308 shifts in the clockwise direction when viewed from the top of the package. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low.

### Block Diagram



## Ordering Information

| Part Number     | Package Options | Packing  |
|-----------------|-----------------|----------|
| HV9308PJ-G      | 44-Lead PLCC    | 27/Tube  |
| HV9308PJ-G M903 | 44-Lead PLCC    | 500/Reel |

-G denotes a lead (Pb)-free / RoHS compliant package

## Absolute Maximum Ratings

| Parameter                                       | Value                    |
|---|--------------------------|
| Supply voltage, $V_{DD}$                        | -0.5V to +7.0V           |
| Supply voltage, $V_{PP}$                        | -0.5V to +90V            |
| Logic input levels                              | -0.5V to $V_{DD} + 0.5V$ |
| Ground current <sup>1</sup>                     | 1.5A                     |
| Continuous total power dissipation <sup>2</sup> | 1200W                    |
| Operating temperature range                     | -40 to +85°C             |
| Storage temperature range                       | -65 to +150°C            |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### Notes:

- Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.

## Typical Thermal Resistance


| Package      | $\theta_{ja}$ |
|--------------|---------------|
| 44-Lead PLCC | 37°C/W        |

Mounted on FR-4 board, 25mm x 25mm x 1.57mm

## Recommended Operating Conditions

| Sym       | Parameter                      | Min            | Max      | Units |
|-----------|--------------------------------|----------------|----------|-------|
| $V_{DD}$  | Logic voltage supply           | 4.5            | 5.5      | V     |
| $V_{PP}$  | High voltage supply            | 8.0            | 80       | V     |
| $V_{IH}$  | Input high voltage             | $V_{DD} - 0.5$ | $V_{DD}$ | V     |
| $V_{IL}$  | Input low voltage              | 0              | 0.5      | V     |
| $f_{CLK}$ | Clock frequency                | 0              | 8.0      | MHz   |
| $T_A$     | Operating free-air temperature | -40            | +85      | °C    |

## Pin Configuration



44-Lead Plastic Leaded Chip Carrier  
(top view)


## Product Marking

Top Marking



YY = Year Sealed  
 WW = Week Sealed  
 L = Lot Number  
 A = Assembler ID  
 C = Country of Origin\*  
 — = "Green" Packaging  
 \*May be part of top marking

Bottom Marking



Package may or may not include the following marks: Si or

44-Lead Plastic Leaded Chip Carrier

## Electrical Characteristics ( $V_{PP} = 60V$ , $V_{DD} = 5.0V$ , $T_A = 25^\circ C$ )

### DC Characteristics

| Sym             | Parameter                           | Min            | Max  | Units   | Conditions  |
|-----------------|-------------------------------------|----------------|------|---------|---|
| $I_{PP}$        | $V_{PP}$ supply current             | -              | 100  | $\mu A$ | HV <sub>OUTPUTS</sub> high to low                           |
| $I_{DDQ}$       | $I_{DD}$ supply current (quiescent) | -              | 100  | $\mu A$ | All inputs = $V_{DD}$ or GND                                |
| $I_{DD}$        | $I_{DD}$ supply current (operating) | -              | 15   | mA      | $V_{DD} = V_{DD} \text{ max}$ , $f_{CLK} = 8.0 \text{ MHz}$ |
| $V_{OH}$ (Data) | Shift register output voltage       | $V_{DD} - 0.5$ | -    | V       | $I_O = -100\mu A$   |
| $V_{OL}$ (Data) | Shift register output voltage       | -              | 0.5  | V       | $I_O = 100\mu A$  |
| $I_{IH}$        | Current leakage, any input          | -              | 1.0  | $\mu A$ | Input = $V_{DD}$  |
| $I_{IL}$        | Current leakage, any input          | -              | -1.0 | $\mu A$ | Input = GND   |
| $V_{OC}$        | HV output clamp diode voltage       | -              | -1.5 | V       | $I_{OC} = -5.0\text{mA}$                                    |
| $V_{OH}$        | HV output when sourcing             | 52             | -    | V       | $I_{OH} = -20\text{mA}$ , 0 to $70^\circ C$                 |
| $V_{OL}$        | HV output when sinking              | -              | 4.0  | V       | $I_{OL} = 5.0\text{mA}$ , 0 to $70^\circ C$                 |

### AC Characteristics

| Sym                  | Parameter                                  | Min | Max | Units | Conditions |
|----------------------|--|-----|-----|-------|------------|
| $f_{CLK}$            | Clock frequency                            | -   | 8.0 | MHz   | ---        |
| $t_{WL}$ or $t_{WH}$ | Clock width, high or low                   | 62  | -   | ns    | ---        |
| $t_{SU}$             | Setup time before CLK rises                | 25  | -   | ns    | ---        |
| $t_H$                | Hold time after CLK rises                  | 10  | -   | ns    | ---        |
| $t_{DLH}$ (Data)     | Data output delay after L to H CLK         | -   | 110 | ns    | CL = 15pF  |
| $t_{DHL}$ (Data)     | Data output delay after H to L CLK         | -   | 110 | ns    | CL = 15pF  |
| $t_{DLE}$            | LE delay after L to H CLK                  | 50  | -   | ns    | ---        |
| $t_{WLE}$            | Width of LE pulse                          | 50  | -   | ns    | ---        |
| $t_{SLE}$            | LE setup time before L to H CLK            | 50  | -   | ns    | ---        |
| $t_{ON}$             | Delay from LE to HV <sub>OUTP</sub> L to H | -   | 500 | ns    | ---        |
| $t_{OFF}$            | Delay from LE to HV <sub>OUTP</sub> H to L | -   | 500 | ns    | ---        |


### Power-Up Sequence

1. Connect ground
2. Apply  $V_{DD}$
3. Set all inputs (Data, CLK, Enable, etc.) to a known state
4. Apply  $V_{PP}$


Power-down sequence should be the reverse of the above.

**The  $V_{PP}$  should not drop below  $V_{DD}$  during operations.**




### Input and Output Equivalent Circuits




### Switching Waveforms



Function Tables

| Data Input | CLK  | Data Output |
|------------|--|-------------|
| H          |     | H           |
| L          |     | L           |
| X          | No  | No change   |

 = low to high level transition.

| Data Input | LE | OE | HV Output                   |
|------------|----|----|-----------------------------|
| X          | X  | L  | All HV <sub>OUT</sub> = low |
| X          | L  | H  | Previous latched data       |
| H          | H  | H  | H                           |
| L          | H  | H  | L                           |


Pin Description

| Pin | Function             | Description  |
|-----|----------------------|--|
| 1   | HV <sub>OUT</sub> 17 | High voltage outputs.<br>High voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V <sub>PP</sub> rail levels. |
| 2   | HV <sub>OUT</sub> 16 |  |
| 3   | HV <sub>OUT</sub> 15 |  |
| 4   | HV <sub>OUT</sub> 14 |  |
| 5   | HV <sub>OUT</sub> 13 |  |
| 6   | HV <sub>OUT</sub> 12 |  |
| 7   | HV <sub>OUT</sub> 11 |  |
| 8   | HV <sub>OUT</sub> 10 |  |
| 9   | HV <sub>OUT</sub> 9  |  |
| 10  | HV <sub>OUT</sub> 8  |  |
| 11  | HV <sub>OUT</sub> 7  |  |
| 12  | HV <sub>OUT</sub> 6  |  |
| 13  | HV <sub>OUT</sub> 5  |  |
| 14  | HV <sub>OUT</sub> 4  |  |
| 15  | HV <sub>OUT</sub> 3  |  |
| 16  | HV <sub>OUT</sub> 2  |  |
| 17  | HV <sub>OUT</sub> 1  |  |
| 18  | Data Out             | Serial data output<br>Data output for cascading to the data input of the next device.  |
| 19  | N/C                  | No connect.  |
| 20  | N/C                  |  |
| 21  | N/C                  |  |
| 22  | CLK                  | Data shift register clock.<br>Input are shifted into the shift register on the positive edge of the clock.   |
| 23  | GND                  | Logic and high voltage ground.   |
| 24  | VPP                  | High voltage power rail.   |
| 25  | VDD                  | Low voltage logic power rail.  |


| Pin | Function             | Description   |
|-----|----------------------|---|
| 26  | Latch Enable         | Latch enable input.<br>When LE is high, shift register data is transferred into a data latch. When LE is low, data is latched, and new data can be clocked into the shift register. |
| 27  | Data In              | Serial data input.<br>Data needs to be present before each rising edge of the clock.  |
| 28  | Output Enable        | Output enable input.<br>When OE is low, all HV outputs are forced into a low state, regardless of data in each channel. When OE is high, all HV outputs reflect data latched.       |
| 29  | N/C                  | No connect.   |
| 30  | HV <sub>OUT</sub> 32 | High voltage outputs.<br>High voltage push-pull outputs, which, depending on controlling low voltage data, can drive loads either to a GND, or to V <sub>PP</sub> rail levels.      |
| 31  | HV <sub>OUT</sub> 31 |   |
| 32  | HV <sub>OUT</sub> 30 |   |
| 33  | HV <sub>OUT</sub> 29 |   |
| 34  | HV <sub>OUT</sub> 28 |   |
| 35  | HV <sub>OUT</sub> 27 |   |
| 36  | HV <sub>OUT</sub> 26 |   |
| 37  | HV <sub>OUT</sub> 25 |   |
| 38  | HV <sub>OUT</sub> 24 |   |
| 39  | HV <sub>OUT</sub> 23 |   |
| 40  | HV <sub>OUT</sub> 22 |   |
| 41  | HV <sub>OUT</sub> 21 |   |
| 42  | HV <sub>OUT</sub> 20 |   |
| 43  | HV <sub>OUT</sub> 19 |   |
| 44  | HV <sub>OUT</sub> 18 |   |

# 44-Lead PLCC Package Outline (PJ)


.653x.653in body, .180in height (max), .050in pitch




**Top View**



**Vertical Side View**



**Horizontal Side View**



**View B**

**Notes:**

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Actual shape of this feature may vary.

| Symbol             |     | A    | A1   | A2   | b    | b1                | D    | D1   | E    | E1   | e           | R    |
|--------------------|-----|------|------|------|------|-------------------|------|------|------|------|-------------|------|
| Dimension (inches) | MIN | .165 | .090 | .062 | .013 | .026              | .685 | .650 | .685 | .650 | .050<br>BSC | .025 |
|                    | NOM | .172 | .105 | -    | -    | -                 | .690 | .653 | .690 | .653 |             | .035 |
|                    | MAX | .180 | .120 | .083 | .021 | .036 <sup>†</sup> | .695 | .656 | .695 | .656 |             | .045 |

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

<sup>†</sup> This dimension differs from the JEDEC drawing.

**Drawings not to scale.**

**Supertex Doc. #:** DSPD-44PLCCPJ, Version F031111.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: <http://www.supertex.com>)