

UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER

GENERAL DESCRIPTION

The HG82C51 is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.


As a peripheral device of a microcomputer system, the HG82C51 receives parallel data from the CPU and transmits serial data after conversion. This device also receives serial data from the outside and transmits parallel data to the CPU after conversion.

The HG82C51 configures a fully static circuit using silicon gate CMOS technology. Therefore, it operates on extremely low power at 100 μA (max) of standby current by suspending all operations.

FEATURES


- Wide power supply voltage range from 3 V to 6 V
- Wide temperature range from -40°C to 85°C
- Synchronous communication upto 64 Kbaud
- Asynchronous communication upto 38.4 Kbaud
- Transmitting/receiving operations under double buffered configuration.
- Error detection (parity, overrun and framing)
- •28-pin Plastic DIP (DIP28-P-600-2.54)

PIN CONFIGURATION (TOP VIEW)





FUNCTIONAL BLOCK DIAGRAM





FUNCTION

Outline

The HG82C51's functional configuration is programed by software. Operation between the HG82C51 and a CPU is executed by program control. Table 1 shows the operation between a CPU and the device.

| CS | C/D | RD | WR | |
|----|-----|----|----|--------------------------------|
| 1 | × | × | × | Data Bus 3-State |
| 0 | × | 1 | 1 | Data Bus 3-State |
| 0 | 1 | 0 | 1 | $Status \to CPU$ |
| 0 | 1 | 1 | 0 | $Control\ Word \leftarrow CPU$ |
| 0 | 0 | 0 | 1 | Data → CPU |

Data \leftarrow CPU

Table 1 Operation between HG82C51 and CPU

It is necessary to execute a function-setting sequence after resetting the HG82C51. Fig. 1 shows the function-setting sequence.

1

0

If the function was set, the device is ready to receive a command, thus enabling the transfer of data by setting a necessary command, reading a status and reading/writing data.




Fig. 1 Function-setting Sequence (Mode Instruction Sequence)



Control Words

There are two types of control word.

- 1. Mode instruction (setting of function)
- 2. Command (setting of operation)

1) Mode Instruction

Mode instruction is used for setting the function of the HG82C51. Mode instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of a control word after resetting will be recognized as a "mode instruction." Items set by mode instruction are as follows:

- Synchronous/asynchronous mode
- Stop bit length (asynchronous mode)
- Character length
- Parity bit
- Baud rate factor (asynchronous mode)
- Internal/external synchronization (synchronous mode)
- Number of synchronous characters (Synchronous mode)

The bit configuration of mode instruction is shown in Figures 2 and 3. In the case of synchronous mode, it is necessary to write one-or two byte sync characters.

If sync characters were written, a function will be set because the writing of sync characters constitutes part of mode instruction.




Fig. 2 Bit Configuration of Mode Instruction (Asynchronous)






Fig. 3 Bit Configuration of Mode Instruction (Synchronous)



2) Command


Command is used for setting the operation of the HG82C51.

It is possible to write a command whenever necessary after writing a mode instruction and sync characters.

Items to be set by command are as follows:

- Transmit Enable/Disable
- Receive Enable/Disable
- DTR, RTS Output of data.
- Resetting of error flag.
- Sending to break characters
- Internal resetting
- Hunt mode (synchronous mode)

The bit configuration of a command is shown in Fig. 4.



Note: Seach mode for synchronous charactors in synchronous mode.

Fig. 4 Bit Configuration of Command



Status Word

It is possible to see the internal status of HG82C51 by reading a status word. The bit configuration of status word is shown in Fig. 5.




Fig. 5 Bit Configuration of Status Word

Standby Status

It is possible to put the HG82C51 in standby status. When the following conditions have been satisfied the HG82C51 is in standby status.

- (1) $\overline{\text{CS}}$ terminal is fixed at Vcc level.
- (2) Input pins other \overline{CS} , D_0 to D_7 , \overline{RD} , \overline{WR} and C/\overline{D} are fixed at Vcc or GND level (including SYNDET in external synchronous mode).

Note: When all output currents are 0, ICCS specification is applied.



Pin Description

D_0 to D_7 (I/O terminal)

This is bidirectional data bus which receive control words and transmits data from the CPU and sends status words and received data to CPU.

RESET (Input terminal)

A High on this input forces the HG82C51 into reset status.

The device waits for the writing of "mode instruction."

The min. reset width is six clock inputs during the operating status of CLK.

CLK (Input terminal)

CLK signal is used to generate internal device timing.

CLK signal is independent of \overline{RXC} or \overline{TXC} .

However, the frequency of CLK must be greater than 30 times the \overline{RXC} and \overline{TXC} at Synchronous mode and Asynchronous "x1" mode, and must be greater than 5 times at Asynchronous "x16" and "x64" mode.

WR (Input terminal)

This is the "active low" input terminal which receives a signal for writing transmit data and control words from the CPU into the HG82C51.

RD (Input terminal)

This is the "active low" input terminal which receives a signal for reading receive data and status words from the HG82C51.

C/D (Input terminal)

This is an input terminal which receives a signal for selecting data or command words and status words when the HG82C51 is accessed by the CPU.

If $C/\overline{D} = low$, data will be accessed.

If C/\overline{D} = high, command word or status word will be accessed.

CS (Input terminal)

This is the active low input terminal which selects the HG82C51 at low level when the CPU accesses.

Note: The device won't be in "standby status"; only setting \overline{CS} = High. Refer to "Explanation of Standby Status."

TXD (output terminal)

This is an output terminal for transmitting data from which serial-converted data is sent out. The device is in "mark status" (high level) after resetting or during a status when transmit is disabled. It is also possible to set the device in "break status" (low level) by a command.

http://www.hgsemi.com.cn 8 2018 AUG



TXRDY (output terminal)

This is an output terminal which indicates that the HG82C51 is ready to accept a transmitted data character. But the terminal is always at low level if $\overline{\text{CTS}}$ = high or the device was set in "TX disable status" by a command.

Note: TXRDY status word indicates that transmit data character is receivable, regardless

of \overline{CTS} or command.

If the CPU writes a data character, TXRDY will be reset by the leading edge or \overline{WR} signal.

TXEMPTY (Output terminal)

This is an output terminal which indicates that the HG82C51 has transmitted all the characters and had no data character.

In "synchronous mode," the terminal is at high level, if transmit data characters are no longer remaining and sync characters are automatically transmitted. If the CPU writes a data character, TXEMPTY will be reset by the leading edge of WR signal.

Note: As the transmitter is disabled by setting $\overline{\text{CTS}}$ "High" or command, data written before disable will be sent out. Then TXD and TXEMPTY will be "High".

Even if a data is written after disable, that data is not sent out and TXE will be "High". After the transmitter is enabled, it sent out. (Refer to Timing Chart of Transmitter Control and Flag Timing)

TXC (Input terminal)

This is a clock input signal which determines the transfer speed of transmitted data. In "synchronous mode," the baud rate will be the same as the frequency of \overline{TXC} . In "asynchronous mode", it is possible to select the baud rate factor by mode instruction. It can be 1, 1/16 or 1/64 the \overline{TXC} . The falling edge of \overline{TXC} sifts the serial data out of the HG82C51.

RXD (input terminal)

This is a terminal which receives serial data.

RXRDY (Output terminal)

This is a terminal which indicates that the HG82C51 contains a character that is ready to READ.

If the CPU reads a data character, RXRDY will be reset by the leading edge of \overline{RD} signal. Unless the CPU reads a data character before the next one is received completely, the preceding data will be lost. In such a case, an overrun error flag status word will be set.

RXC (Input terminal)

This is a clock input signal which determines the transfer speed of received data. In "synchronous mode," the baud rate is the same as the frequency of \overline{RXC} . In "asynchronous mode," it is possible to select the baud rate factor by mode instruction. It can be 1, 1/16, 1/64 the \overline{RXC} .



SYNDET/BD (Input or output terminal)

This is a terminal whose function changes according to mode.

In "internal synchronous mode." this terminal is at high level, if sync characters are received and synchronized. If a status word is read, the terminal will be reset.

In "external synchronous mode, "this is an input terminal.

A High on this input forces the HG82C51 to start receiving data characters.

In "asynchronous mode," this is an output terminal which generates "high level" output upon the detection of a "break" character if receiver data contains a "low-level" space between the stop bits of two continuous characters. The terminal will be reset, if RXD is at high level. After Reset is active, the terminal will be output at low level.

DSR (Input terminal)

This is an input port for MODEM interface. The input status of the terminal can be recognized by the CPU reading status words.

DTR (Output terminal)

This is an output port for MODEM interface. It is possible to set the status of \overline{DTR} by a command.

CTS (Input terminal)

This is an input terminal for MODEM interface which is used for controlling a transmit circuit. The terminal controls data transmission if the device is set in "TX Enable" status by a command. Data is transmitable if the terminal is at low level.

RTS (Output terminal)

This is an output port for MODEM interface. It is possible to set the status \overline{RTS} by a command.

http://www.hgsemi.com.cn 10 2018 AUG



ABSOLUTE MAXIMUM RATING

| Parameter | Symbol | Rating | Unit | Conditions |
|----------------------|------------------|-------------------------|------|---------------------|
| Power Supply Voltage | V _{CC} | -0.5 to +7 | ٧ | With was not |
| Input Voltage | V _{IN} | -0.5 to V_{CC} +0.5 | ٧ | With respect to GND |
| Output Voltage | V _{OUT} | -0.5 to V_{CC} +0.5 | ٧ | to divid |
| Storage Temperature | T _{STG} | −55 to +150 | °C | _ |
| Power Dissipation | P _D | 0.9 | W | Ta = 25°C |

OPERATING RANGE

| Parameter | Symbol | Range | Unit |
|-----------------------|-----------------|-----------|------|
| Power Supply Voltage | V _{CC} | 3 - 6 | V |
| Operating Temperature | T _{op} | -40 to 85 | °C |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|-----------------------|-----------------|------|------|----------------------|------|
| Power Supply Voltage | V _{CC} | 4.5 | 5 | 5.5 | V |
| Operating Temperature | T _{op} | -40 | +25 | +85 | °C |
| "L" Input Voltage | V _{IL} | -0.3 | _ | +0.8 | V |
| "H" Input Voltage | V _{IH} | 2.2 | _ | V _{CC} +0.3 | V |

DC CHARACTERISTICS

 $(V_{CC} = 4.5 \text{ to } 5.5 \text{ V} \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Measurement Conditions |
|-----------------------------|------------------|------|------|------|------|---|
| "L" Output Voltage | V _{OL} | _ | | 0.45 | V | I _{OL} = 2.5 mA |
| "H" Output Voltage | V _{OH} | 3.7 | _ | _ | V | $I_{OH} = -2.5 \text{ mA}$ |
| Input Leak Current | ILI | -10 | | 10 | μΑ | $0 \le V_{IN} \le V_{CC}$ |
| Output Leak Current | I _{LO} | -10 | _ | 10 | μΑ | $0 \le V_{OUT} \le V_{CC}$ |
| Operating Supply Current | I _{CCO} | _ | _ | 5 | mA | Asynchronous X64 during Transmitting/ Receiving |
| Standby Supply Current | I _{CCS} | _ | _ | 100 | μА | All Input voltage shall be fixed at V _{CC} or GND level. |

http://www.hgsemi.com.cn 11 2018 AUG



AC CHARACTERISTICS

CPU Bus Interface Part

 $(V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
|--------------------------|-------------------|------|------|-----------------|---------|
| Address Stable before RD | t _{AR} | 20 | _ | ns | Note 2 |
| Address Hold Time for RD | t _{RA} | 20 | _ | ns | Note 2 |
| RD Pulse Width | t _{RR} | 130 | _ | ns | _ |
| Data Delay from RD | t _{RD} | _ | 100 | ns | _ |
| RD to Data Float | t _{DF} | 10 | 75 | ns | _ |
| Recovery Time between RD | t _{RVR} | 6 | _ | t _{CY} | Note 5 |
| Address Stable before WR | t _{AW} | 20 | _ | ns | Note 2 |
| Address Hold Time for WR | t _{WA} | 20 | _ | ns | Note 2 |
| WR Pulse Width | t _{WW} | 100 | _ | ns | _ |
| Data Set-up Time for WR | t _{DW} | 100 | _ | ns | _ |
| Data Hold Time for WR | t _{WD} | 0 | _ | ns | |
| Recovery Time between WR | t _{RVW} | 6 | _ | t _{CY} | Note 4 |
| RESET Pulse Width | t _{RESW} | 6 | _ | t _{CY} | _ |



Serial Interface Part

 $(V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, Ta = -40 \text{ to } 85^{\circ}\text{C})$

| Parameter | | Symbol | Min. | Max. | Unit | Remarks |
|---|--------------------------------|---------------------------------|------|---------------------|-----------------|---------|
| Main Clock Period | | t _{CY} | 160 | | ns | Note 3 |
| Clock Low Tme | | t _Φ | 50 | _ | ns | _ |
| Clock High Time | | t _o | 70 | t _{CY} -50 | ns | _ |
| Clock Rise/Fall Time | | t _r , t _f | _ | 20 | ns | _ |
| TXD Delay from Falling Edge of | TXC | t _{DTX} | _ | 1 | μS | _ |
| | 1 × Baud | f _{TX} | DC | 64 | kHz | |
| Transmitter Clock Frequency | 16 × Baud | f _{TX} | DC | 615 | kHz | Note 3 |
| | 64 × Baud | f _{TX} | DC | kHz | | |
| Transmitter Clock Low Time | 1 × Baud | t _{TPW} | 13 | _ | t _{CY} | _ |
| Transmitter Glock Low Time | $16 \times$, $64 \times$ Baud | t _{TPW} | 2 | _ | t _{CY} | _ |
| Transmitter Clock High Time | 1 × Baud | t _{TPD} | 15 | _ | t _{CY} | _ |
| Transmitter Glock might mile | $16 \times$, $64 \times$ Baud | t _{TPD} | 3 | _ | t _{CY} | _ |
| | 1 × Baud | f _{RX} | DC | 64 | kHz | |
| Receiver Clock Frequency | 16 × Baud | f _{RX} | DC | 615 | kHz | Note 3 |
| | 64 × Baud | f _{RX} | DC | 615 | kHz | |
| Receiver Clock Low Time | 1 × Baud | t _{RPW} | 13 | _ | t _{CY} | _ |
| neceiver Glock Low Tillle | $16 \times$, $64 \times$ Baud | t _{RPW} | 2 | _ | t _{CY} | _ |
| Receiver Clock High Time | 1 × Baud | t _{RPD} | 15 | _ | t _{CY} | _ |
| neceiver Glock flight tillle | $16 \times$, $64 \times$ Baud | t _{RPD} | 3 | _ | t _{CY} | _ |
| Time from the Center of Last Bi TXRDY | t to the Rise of | t _{TXRDY} | _ | 8 | t _{CY} | |
| Time from the Leading Edge of of TXRDY | WR to the Fall | t _{TXRDY} CLEAR | _ | 400 | ns | _ |
| Time From the Center of Last B | it to the Rise of RXRDY | t _{RXRDY} | _ | 26 | t _{CY} | _ |
| Time from the Leading Edge of of RXRDY | RD to the Fall | t _{RXRDY} CLEAR | _ | 400 | ns | _ |
| Internal SYNDET Delay Time fro | om Rising Edge of RXC | t _{IS} | _ | 26 | t _{CY} | _ |
| SYNDET Setup Time for RXC | | t _{ES} | 18 | _ | t _{CY} | _ |
| TXE Delay Time from the Cente | r of Last Bit | t _{TXEMPTY} | 20 | _ | t _{CY} | _ |
| MODEM Control Signal Delay T of WR | ime from Rising Edge | twc | 8 | _ | t _{CY} | _ |
| $\begin{array}{c} \textbf{MODEM Control Signal Setup T} \\ \textbf{of } \overline{\textbf{RD}} \end{array}$ | ime for Falling Edge | t _{CR} | 20 | _ | t _{CY} | |
| RXD Setup Time for Rising Edg | e of RXC (1X Baud) | t _{RXDS} | 11 | | t _{CY} | _ |
| RXD Hold Time for Falling Edge | of RXC (1X Baud) | t _{RXDH} | 17 | | t _{CY} | _ |


Notes: 1. AC characteristics are measured at 150 pF capacity load as an output load based on 0.8 V at low level and 2.2 V at high level for output and 1.5 V for input.

- 2. Addresses are \overline{CS} and C/\overline{D} .
- 3. f_{TX} or $f_{RX} \le 1/(30 \text{ Tcy})$ 1× Baud f_{TX} or $f_{RX} \le 1/(5 \text{ Tcy})$ 16×, 64× Baud
- 4. This recovery time is mode Initialization only. Recovery time between command writes for Asynchronous Mode is 8 t_{CY} and for Synchronous Mode is 18 t_{CY} . Write Data is allowed only when TXRDY = 1.
- 5. This recovery time is Status read only. Read Data is allowed only when RXRDY = 1.
- 6. Status update can have a maximum delay of 28 clock periods from event affecting the status.




TIMING CHART


Sytem Clock Input



Transmitter Clock and Data




Receiver Clock and Data







Write Data Cycle (CPU → USART)




Read Data Cycle (CPU ← USART)



Write Control or Output Port Cycle (CPU → USART)




Read Control or Input Port Cycle (CPU \leftarrow USART)






Transmitter Control and Flag Timing (ASYNC Mode)




Note: The wave-form chart is based on the case of 7-bit data length + parity bit + 2 stop bit.

Receiver Control and Flag Timing (ASYNC Mode)



Note: The wave-form chart is based on the case of 7 data bit length + parity bit + 2 stop bit.


Transmitter Control and Flag Timing (SYNC Mode)



Note: The wave-form chart is based on the case of 5 data bit length + parity bit and 2 synchronous charactors.



Receiver Control and Flag Timing (SYNC Mode)



Note: 1. Internal Synchronization is based on the case of 5 data bit length + parity bit and 2 synchronous charactor.

2. External Synchronization is based on the case of 5 data bit length + parity bit.

Note: 1. Half-bit processing for the start bit When the HG82C51 is used in the asynchronous mode, some problems are caused in the processing for the start bit whose length is smaller than the 1-data bit length. (See Fig. 1.)

| Start bit Length | Mode | Operation |
|---------------------------------------|------|---|
| Smaller than 7-Receiver Clock Length | ×16 | The short start bit is ignored. (Normal) |
| Smaller than 31-Receiver Clock Length | ×64 | The short start bit is ignored. (Normal) |
| 8-Receiver Clock Length | ×16 | Data cannot be received correctly due to a malfunction. |
| 32-Receiver Clock Length | ×64 | Data cannot be received correctly due to a malfunction. |
| 9 to 16-Receiver Clock Length | ×16 | The bit is regarded as a start bit. (normal) |
| 33 to 64-Receiver Clock Length | ×64 | The bit is regarded as a start bit. (normal) |

2. Parity flag after a break signal is received (See Fig. 2.)

When the HG82C51 is used in the asynchrous mode, a parity flag may be set when the next normal data is read after a break signal is received.


A parity flag is set when the rising edge of the break signal (end of the break signal) is changed between the final data bit and the parity bit, through a RXRDY signal may not be outputted.

If this occurs, the parity flag is left set when the next normal dats is received, and the received data seems to be a parity error.



Half-bit Processing Timing Chart for the Start bit (Fig. 1)

Normal Operation



The Start bit Is Shorter Than a 1/2 Data bit

| RXD | | ST | | | | | ST | D_0 | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | Р | SP | |
|-------|--|----|--|--|--|--|----|-------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|----|--|
| RXRDY | | | | | | | | | | | | | | | | | | |

The Start bit Is a 1/2 Data bit (A problem of HG82C51)

| RXD | ST | | | | | ST | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | Р | SP | _ |
|-------|----|--|--|--|--|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|----|---|
| RXRDY | | | | | | | | | | | | | | | | | |

A RXRDY signal is outputted during data reception due to a malfunction.

The Start bit Is Longer Than a 1/2 Data bit


| RXD | | ST | | | | | ST | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | Р | SP | |
|-------|--|--------|--|--|--|--|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|----|---|
| RXRDY | | | | | | | | | | | | | | | | | | 1 |

ST: Start bit SP: Stop bit P: Parity bit D₀ - D₇: Data bits




Break Signal Reception Timing and Parity Flag (Fig. 2)

Normal Operation




No parity flag is set. and no RXRDY signal is outputted.

Bug Timing



A parity flag is set, but, no RXRDYsignal is outputted.

Normal Operation



A parity flag is set. and a RXRDY signal is outputted.



Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.

http://www.hgsemi.com.cn 20 2018 AUG