

www.ti.com SCES815 – SEPTEMBER 2010


8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

Check for Samples: SN74LVC8T245-Q1

FEATURES

- Qualified for Automotive Applications
- Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Are in the High-Impedance State
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

PW PACKAGE (TOP VIEW)



DESCRIPTION

This 8-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The SN74LVC8T245-Q1 is optimized to operate with $V_{\rm CCA}$ and $V_{\rm CCB}$ set at 1.65 V to 5.5 V. The A port is designed to track $V_{\rm CCA}$. $V_{\rm CCA}$ accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track $V_{\rm CCB}$. $V_{\rm CCB}$ accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

SN74LVC8T245-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

The SN74LVC8T245-Q1 is designed so that the control pins (DIR and \overline{OE}) are supplied by V_{CCA} .

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, all outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽	2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	TSSOP - PW	Reel of 2000	SN74LVC8T245QPWRQ1	NH245Q

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com//packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)

CONTRO	L INPUTS	OUTPUT (CIRCUITS	OPERATION
OE	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Χ	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage range		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
V_{I}	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
\/	Voltage range applied to any output	A port	-0.5	6.5	V
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
\/	Voltage range applied to any output in the high or low state (2) (3)	A port	-0.5	$V_{CCA} + 0.5$	V
Vo	voltage range applied to any output in the high of low state (****)	B port	-0.5	$V_{CCB} + 0.5$	V
I _{IK}	Input clamp current	V _I < 0		- 50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current	•		±50	mA
	Continuous current through each V _{CCA} , V _{CCB} , and GND			±100	mA
θ_{JA}	Package thermal impedance (4)	PW package		88	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCES815 - SEPTEMBER 2010 www.ti.com

RECOMMENDED OPERATING CONDITIONS(1) (2) (3) (4)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Complexedtage				1.65	5.5	V
V _{CCB}	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		V _{CCI} × 0.65		
	High-level	Data (anata (5)	2.3 V to 2.7 V		1.7		
V _{IH}	input voltage	Data inputs ⁽⁵⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		V _{CCI} × 0.7		
			1.65 V to 1.95 V			V _{CCI} × 0.35	
. ,	Low-level	Data (anata (5)	2.3 V to 2.7 V			0.7	
V_{IL}	input voltage	Data inputs ⁽⁵⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		V _{CCA} × 0.65		
V _{IH}	High-level	Control inputs	2.3 V to 2.7 V		1.7		V
·III	input voltage	(referenced to V _{CCA}) ⁽⁶⁾	3 V to 3.6 V		2		•
			4.5 V to 5.5 V		V _{CCA} × 0.7		
			1.65 V to 1.95 V		337	V _{CCA} × 0.35	
V_{IL}	Low-level	Control inputs	2.3 V to 2.7 V			0.7	V
* IL	input voltage	voltage (referenced to V _{CCA}) ⁽⁶⁾	3 V to 3.6 V			0.8	•
			4.5 V to 5.5 V			V _{CCA} × 0.3	
V _I	Input voltage	Control inputs			0	5.5	V
. ,	Input/output	Active state			0	V _{cco}	V
V _{I/O}	voltage	3-State			0	5.5	V
				1.65 V to 1.95 V		-4	
	LPak laval autout			2.3 V to 2.7 V		-8	0
ОН	High-level output	current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
ı	Lauriania autorita			2.3 V to 2.7 V		8	A
OL	Low-level output of	current		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
Δt/Δv	Input transition	Data inputa	2.3 V to 2.7 V			20	ns/V
ΔI/ΔV	rise or fall rate	Data inputs	3 V to 3.6 V			10	ris/V
			4.5 V to 5.5 V			5	
T _A	Operating free-air	temperature			-40	125	°C

- V_{CCI} is the V_{CC} associated with the data input port.

- All unused control inputs must be held at V_{CCA} or GND to ensure proper device operation and minimize power comsumption.
- (5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V. (6) For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.

 V_{CCO} is the V_{CC} associated with the output port. All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES815 - SEPTEMBER 2010 www.ti.com

ELECTRICAL CHARACTERISTICS(1) (2) (3)

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C	T _A = -40°C to 125°C	UNIT
		1_01_01_111_111	COA	- 008	MIN TYP MAX	MIN MAX	
		$I_{OH} = -100 \mu A,$ $V_I = V_{II}$	1.65 V to 4.5 V	1.65 V to 4.5 V		V _{CCO} - 0.1	
		$I_{OH} = -4 \text{ mA}, \qquad \qquad V_I = V_{II}$	1.65 V	1.65 V		1.2	
V_{OH}		$I_{OH} = -8 \text{ mA}, \qquad \qquad V_I = V_{II}$	4 2.3 V	2.3 V		1.9	V
		$I_{OH} = -24 \text{ mA}, \qquad V_I = V_{II}$	4 3 V	3 V		2.4	
		$I_{OH} = -32 \text{ mA}, \qquad V_I = V_{IH}$	4.5 V	4.5 V		3.8	
		$I_{OL} = 100 \mu A,$ $V_I = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V		0.1	
		$I_{OL} = 4 \text{ mA}, \qquad \qquad V_I = V_{IL}$	1.65 V	1.65 V		0.45	
V_{OL}		$I_{OL} = 8 \text{ mA}, \qquad \qquad V_I = V_{IL}$	2.3 V	2.3 V		0.3	V
		$I_{OL} = 24 \text{ mA}, \qquad V_I = V_{IL}$	_ 3 V	3 V		0.55	
		$I_{OL} = 32 \text{ mA}, \qquad V_I = V_{IL}$	4.5 V	4.5 V		0.55	
I	DIR	$V_I = V_{CCA}$ or GND	1.65 V to 5.5 V	1.65 V to 5.5 V	±1	±2	μΑ
_	A or B	\\ or\\ \\ 0 to F F \\	0 V	0 to 5.5 V	±2	±11	^
I _{off}	port	V_I or $V_O = 0$ to 5.5 V	0 to 5.5 V	0 V	±2	±11	μΑ
l _{OZ}	A or B port	$\frac{V_O}{OE} = V_{CCO}$ or GND,	1.65 V to 5.5 V	1.65 V to 5.5 V	±1	±6	μΑ
			1.65 V to 5.5 V	1.65 V to 5.5 V		20	
I_{CCA}		$V_I = V_{CCI}$ or GND, $I_O = 0$	5 V	0 V		20	μΑ
			0 V	5 V		-10	
			1.65 V to 5.5 V	1.65 V to 5.5 V		20	
I_{CCB}		$V_I = V_{CCI}$ or GND, $I_O = 0$	5 V	0 V		-10	μΑ
			0 V	5 V		20	
I _{CCA} + I	ССВ	$V_I = V_{CCI}$ or GND, $I_O = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V		40	μΑ
	A port	One A port at $V_{CCA} - 0.6 \text{ V}$, DIR at V_{CCA} , B port = open				50	
ΔI _{CCA}	DIR	DIR at $V_{CCA} - 0.6 V$, B port = open, A port at V_{CCA} or GND	3 V to 5.5 V	3 V to 5.5 V		50	μА
ΔI _{CCB}	B port	One B port at $V_{CCB} - 0.6 \text{ V}$, DIR at GND, A port = open	3 V to 5.5 V	3 V to 5.5 V		50	μΑ
C _i	Control inputs	V _I = V _{CCA} or GND	3.3 V	3.3 V	4	5	pF
C _{io}	A or B port	V _O = V _{CCA/B} or GND	3.3 V	3.3 V	8.5	10	pF

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

 V_{CCO} is the V_{CC} associated with the output port. V_{CCI} is the V_{CC} associated with the input port. All unused control inputs must be held at V_{CCA} or GND to ensure proper device operation and minimize power comsumption.



www.ti.com SCES815 – SEPTEMBER 2010

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.7	25.9	1.3	13.2	1	11.4	0.8	11.1	ns
t _{PHL}	Α	В	1.7	25.5	1.5	13.2		11.4	0.0	11.1	113
t _{PLH}	В	A	0.9	28.8	0.8	27.6	0.7	27.4	0.7	27.4	ns
t _{PHL}	В	Α	0.9	20.0	0.0	21.0	0.7	21.4	0.7	27.4	115
t _{PHZ}	OE	Α	1.5	33.6	1.5	33.4	1.5	33.3	1 1	33.2	ns
t_{PLZ}	OL	^	1.5	33.0	1.5	33.4	1.0	33.3	1.4	33.2	115
t_{PHZ}	OE	В	2.4	36.2	1.9	17.1	1.7	16	12	14.3	ns
t_{PLZ}	OE	Б	2.4	30.2	1.9	17.1	1.7	10	1.3	14.3	115
t _{PZH}	ŌĒ	Δ.	0.4	20	0.4	27.8	0.4	27.7	0.4	27.7	20
t _{PZL}	OE .	A	0.4	28	0.4	21.0	0.4	21.1	0.4	27.7	ns
t _{PZH}	ŌĒ	В	1.8	40	1.5	20	1.2	16.6	0.9	14.8	no
t _{PZL}	OE	В	1.0	40	1.5		1.2	10.0	0.9	14.0	ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER FROM			V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.5	25.4	1.2	13	0.8	10.2	0.6	8.8	ns
t _{PHL}	A	ь	1.5	25.4	1.2	13	0.0	10.2	0.0	0.0	115
t _{PLH}	В	A	1.2	13.3	1	13.1	1	12.9	0.9	12.8	ns
t _{PHL}	В	^	1.2	13.3		13.1	,	12.5	0.9	12.0	115
t_{PHZ}	 OE	А	1.4	13	1.4	13	1.4	13	1.4	13	ns
t_{PLZ}	OE	A	1.4	13	1.4	13	1.4	13	1.4	13	115
t _{PHZ}	 OE	В	2.3	33.6	1.8	15	1.7	14.3	0.0	10.9	ns
t_{PLZ}	OE	Б	2.3	33.0	1.0	10	1.7	14.3	0.9	10.9	115
t _{PZH}	<u>OE</u>	А	1	17.2	1	17.3	1	17.2	1	17.3	no
t _{PZL}	OE .	A	'	17.2		17.3		17.2	ļ	17.3	ns
t _{PZH}	ŌĒ	В	17	32.2	1.5	18.1	1.2	14.1	1	11.2	
t _{PZL}	OE .	В	1.7	32.2	1.5	10.1	1.2	14.1	ļ	11.2	ns



SCES815 – SEPTEMBER 2010 www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(IIII O1)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.5	25.2	1.1	12.8	0.8	10.3	0.5	10.4	ns
t _{PHL}	A	В	1.5	25.2	1.1	12.0	0.0	10.3	0.5	10.4	115
t _{PLH}	В	А	0.8	11.2	0.8	10.2	0.7	10.1	0.6	10	ns
t _{PHL}	В	Α	0.6	11.2	0.6	10.2	0.7	10.1	0.0	10	115
t _{PHZ}	ŌĒ	А	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	ns
t _{PLZ}	OL	^	1.0	12.2	1.0	12.2	1.0	12.2	1.0	12.2	113
t _{PHZ}	ŌĒ	В	2.1	33	1.7	14.3	1.5	12.6	0.8	10.3	ns
t _{PLZ}	OL	В	2.1	33	1.7	14.5	1.0	12.0	0.0	10.5	113
t _{PZH}	ŌĒ	А	0.8	14.1	0.8	13.6	0.8	13.2	0.8	13.6	ns
t _{PZL}	OE	A	0.6	14.1	0.6	13.0	0.6	13.2	0.6	13.0	115
t _{PZH}	ŌĒ	В	1.8	31.7	1.4	18.4	1.1	12.9	0.9	10.9	ns
t _{PZL})L	J.	1.0	31.7	1.4	10.4	1.1	12.5	0.9	10.9	115

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		3.3 V 3 V	V _{CC} = 5 V ± 0.5 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.5	25.4	1	12.8	0.7	10	0.4	8.2	ns
t _{PHL}	A	В	1.5	25.4	,	12.0	0.7	10	0.4	0.2	115
t _{PLH}	В	Α	0.7	11	0.4	8.8	0.3	8.5	0.3	8.3	ns
t _{PHL}	Ь	Α	0.7		0.4	0.0	0.3	0.5	0.5	0.5	115
t _{PHZ}	 OE	Α	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	no
t_{PLZ}	OE	A	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	ns
t _{PHZ}	OE	В	2	32.7	1.6	13.7	1.4	12	0.7	9.7	ns
t_{PLZ}	OE	Б		32.1	1.0	13.7	1.4	12	0.7	9.7	115
t _{PZH}	ŌĒ	А	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	20
t _{PZL}	OE .	A	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	ns
t _{PZH}	ŌĒ	В	4.5	24.6	4.0	10.4	4	10.7	0.0	10.7	
t _{PZL}	OE .	В	1.5	31.6	1.3	18.4	1	13.7	0.9	10.7	ns

OPERATING CHARACTERISTICS

 $T_{\Delta} = 25^{\circ}C$

T _A = 23	PARAMETER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.8 V	V _{CCA} = V _{CCB} = 2.5 V	V _{CCA} = V _{CCB} = 3.3 V	V _{CCA} = V _{CCB} = 5 V	UNIT
C _{pdA} (1)	A-port input, B-port output		2	2	2	3	
OpdA \	B-port input, A-port output	$C_L = 0,$	12	13	13	16	~F
c (1)	A-port input, B-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	13	13	14	16	pF
C _{pdB} (1)	B-port input, A-port output		2	2	2	3	

(1) Power dissipation capacitance per transceiver


Submit Documentation Feedback

V_{CCA}

V_{CCA}/2

www.ti.com SCES815 – SEPTEMBER 2010


PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2×V _{CCO}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V _{CCO}	CL	R _L	V _{TP}
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V
5 V \pm 0.5 V	15 pF	2 k Ω	0.3 V



V_{CCA}/2



Output Control

(low-level

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1 V/ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74LVC8T245QPWRQ1	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NH245Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC8T245-Q1:

Catalog: SN74LVC8T245





11-Apr-2013

● Enhanced Product: SN74LVC8T245-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Sep-2013

TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC8T245QPWRQ1	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 12-Sep-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC8T245QPWRQ1	TSSOP	PW	24	2000	367.0	367.0	38.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated