

Sample &

Buy





Reference

Design

SLLS686B-OCTOBER 2005-REVISED SEPTEMBER 2016

Support &

Community

MAX3221E 3-V to 5.5-V Single-Channel RS-232 Line Driver/Receiver With ±15-kV IEC ESD Protection

Technical

Documents

1 Features

- ESD Protection for RS-232 Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8 kV (IEC 61000-4-2, Contact Discharge)
 - ±15 kV (IEC 61000-4-2, Air-Gap Discharge)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- Operates up to 250 kbit/s
- One Driver and One Receiver
- Low Standby Current: 1 µA Typical
- Accepts 5-V Logic Input With 3.3-V Supply
- Auto-Power-Down Feature Automatically Disables
 Drivers for Power Savings
- Alternative High-Speed Device (1 Mbit/s)
 - SN75C3221E and SN65C3221E

2 Applications

- Battery-Powered, Hand-Held, and Portable Equipment
- Notebooks and Laptops
- Mobile Phones and Wireless Devices

3 Description

Tools &

Software

The MAX3221E is a single driver, single receiver RS-232 solution operating from a single V_{CC} supply. The RS-232 pins provide IEC 61000-4-2 ESD protection. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. These devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.


Flexible control options for power management are available. Auto-power down disables driver and charge pump when the receiver is disconnected or the remote driver is power down. The drivers can be manually enabled or disabled. INVALID output goes low when receiver input is unconnected or power off.

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
MAX3221ECDB, MAX3221EIDB	SSOP (16)	6.20 mm × 5.30 mm					
MAX3221ECPW, MAX3221EIPW	TSSOP (16)	5.00 mm × 4.40 mm					

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram



Copyright © 2016, Texas Instruments Incorporated

2

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Electrical Characteristics: Driver 5
	6.7	Electrical Characteristics: Receiver 6
	6.8	Electrical Characteristics: Auto-Power Down
	6.9	Switching Characteristics: Driver 6
	6.10	
	6.11	Switching Characteristics: Auto-Power Down
_	6.12	<i>,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
7	Para	ameter Measurement Information

8	Deta	iled Description	11
	8.1	Overview	11
	8.2	Functional Block Diagram	11
	8.3	Feature Description	11
	8.4	Device Functional Modes	12
9	Арр	lication and Implementation	13
	9.1	Application Information	13
	9.2	Typical Application	13
10	Pow	ver Supply Recommendations	16
11	Lay	out	16
	11.1	Layout Guidelines	16
	11.2	Layout Example	16
12	Dev	ice and Documentation Support	17
	12.1	Receiving Notification of Documentation Updates	17
	12.2	Community Resource	17
	12.3	Trademarks	17
	12.4	Electrostatic Discharge Caution	17
	12.5	Glossary	17
13	Mec	hanical, Packaging, and Orderable	
		mation	17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (May 2006) to Revision B

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section	
•	Deleted Ordering Information table; see the POA at the end of the data sheet	1
•	Changed R _{0JA} thermal values: 82 to 92 for DB package and 108 to 100.3 for PW Package	5


TE TE

TEXAS INSTRUMENTS

www.ti.com



5 Pin Configuration and Functions



Pin Functions

PIN		- I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
C1+	2		Basitive terminals of the veltage doubler abarge nump experitors		
C2+	5	—	Positive terminals of the voltage-doubler charge pump capacitors		
C1–	4		Negative terminals of the veltage devider charge nump connectors		
C2-	6	_	Negative terminals of the voltage-doubler charge pump capacitors		
DIN	11	I	Driver input		
DOUT	13	0	RS-232 driver output		
EN	1	I	Low input enables receiver ROUT output. High input sets ROUT to high impedance.		
FORCEOFF	16	I	Automatic power-down control input		
FORCEON	12	I	Automatic power-down control input		
GND	14	—	Ground		
INVALID	10	0	Invalid output pin. Output low when RIN input is unpowered.		
RIN	8	I	RS-232 receiver input		
ROUT	9	0	Receiver output		
V _{CC}	15	—	3-V to 5.5-V supply voltage		
V+	3	0	5.5-V supply generated by the charge pump		
V–	7	0	-5.5-V supply generated by the charge pump		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		-0.3	6	V
V+	Positive output supply voltage ⁽²⁾		-0.3	7	V
V–	Negative output supply voltage ⁽²⁾		0.3	-7	V
V+ - V-	Supply voltage difference ⁽²⁾			13	V
		DIN, FORCEOFF, FORCEON, EN	-0.3	6	V
VI	Input voltage	RIN	-25	25	V
	Outeut usltana	DOUT	-13.2	13.2	V
Vo	Output voltage ROUT, INVALID	ROUT, INVALID	-0.3	V _{CC} + 0.3	V
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND. (2)

6.2 ESD Ratings

				VALUE	UNIT
	discharge	Pins 8 and 11	±15000		
		Human-body model (HBM), per ANSI/ESDA/JEDEC 35-001	All other pins	±2000	
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	All pins	±1500	V
	alcontargo	IEC 61000-4-2 Contact Discharge, DOUT and RIN	Pins 8 and 11	±8000	
		IEC 61000-4-2 Air-Gap Discharge, DOUT and RIN	FILIS O ALIU TT	±15000	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See Figure 11⁽¹⁾

				MIN	NOM	MAX	UNIT
	Supply voltage		$V_{CC} = 3.3 V$	3	3.3	3.6	V
			$V_{CC} = 5 V$	4.5	5	5.5	v
v	Driver and control high lovel input veltage	DIN, FORCEOFF, FORCEON, EN	$V_{CC} = 3.3 V$	2			V
VIH	Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON, EN	$V_{CC} = 5 V$	2.4			v
VIL	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON, EN				0.8	V
VI	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
VI	V _I Receiver input voltage			-25		25	V
T Onem	Operating free-air temperature	MAX3221EC		0		70	°C
IA	Operating nee-air temperature	MAX3221EI		-40		85	

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

6.4 Thermal Information

		MAX	MAX3221E			
	THERMAL METRIC ⁽¹⁾	DB (SSOP)	PW (TSSOP)	UNIT		
		16 PINS	16 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92	100.3	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	42.8	35.6	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	42.4	45.1	°C/W		
ΨJT	Junction-to-top characterization parameter	9.1	2.5	°C/W		
Ψјв	Junction-to-board characterization parameter	41.9	44.6	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT	
I _I	Input leakage current	FORCEOFF <u>,</u> FORCEON, EN				±0.01	±1	μΑ
		Auto-power down disabled		No load, FORCEOFF and FORCEON at V _{CC}		0.3	1	mA
I _{CC}	Supply current	Powered off	$V_{CC} = 3.3 \text{ V or } 5 \text{ V},$ $T_A = 25^{\circ}\text{C}$	<u>No load,</u> FORCEOFF at GND		1	10	
		Auto-power down enabled		No load, $\overline{\text{FORCEOFF}}$ at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μA

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (1)

(2)

6.6 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST	CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND		5	5.4		V
V _{OL}	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	$DIN = V_{CC}$		-5	-5.4		V
I _{IH}	High-level input current	$V_{I} = V_{CC}$				±0.01	±1	μA
I_{IL}	Low-level input current	V _I = GND				±0.01	±1	μA
	Short-circuit	V _{CC} = 3.6 V,	$V_{O} = 0 V$			±35	±60	
IOS output current ⁽³⁾		V _{CC} = 5.5 V,	$V_{O} = 0 V$			±35	±60	mA
r _o	Output resistance	V_{CC} , V+, and V- = 0 V,	$V_0 = \pm 2 V$		300	10M		Ω
		FORCEOFF = GND	$V_{O} = \pm 12 V$,	V_{CC} = 3 V to 3.6 V			±25	
loff	Ioff Output leakage current	FURGEUFF = GND	$V_{O} = \pm 10 V$,	V_{CC} = 4.5 V to 5.5 V			±25	μA

(1)

(2)

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one (3) output should be shorted at a time.

SLLS686B-OCTOBER 2005-REVISED SEPTEMBER 2016

www.ti.com

STRUMENTS

XAS

6.7 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$	V _{CC} - 0.1		V
V _{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V	Desitive asing input threshold values	$V_{CC} = 3.3 V$		1.6	2.4	4
V _{IT+}	Positive-going input threshold voltage	$V_{CC} = 5 V$		1.9	2.4	v
V	Negative going input threshold values	$V_{CC} = 3.3 V$	0.6	1.1		V
V _{IT-}	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.8	1.4		v
V _{hys}	Input hysteresis (V _{IT+} – V _{IT–})			0.5		V
I _{off}	Output leakage current	$\overline{\text{EN}} = V_{\text{CC}}$		±0.05	±10	μA
r _i	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (1)

(2)

6.8 Electrical Characteristics: Auto-Power Down

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$		2.7	V
V _{T-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-2.7		V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	$I_{OH} = -1 \text{ mA}$, FORCEC FORCEOFF = V _{CC}	DN = GND,	V _{CC} - 0.6		V
V _{OL}	INVALID low-level output voltage	$I_{OL} = 1.6 \text{ mA}, \text{ FORCEO}$ FORCEOFF = V _{CC}	DN = GND,		0.4	V

6.9 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TE	MIN	TYP ⁽²⁾	MAX	UNIT	
	Maximum data rate	C _L = 1000 pF,	$R_L = 3 k\Omega$,	150	250		kbit/s
t _{sk(p)}	Pulse skew ⁽³⁾	C_{L} = 150 pF to 2500 pF,	$R_L = 3 k\Omega$ to 7 k Ω , See Figure 6		100		ns
	Slew rate,	V _{CC} = 3.3 V,	C _L = 150 pF to 1000 pF	6		30	
SR(tr)	transition region (see Figure 5)	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	C _L = 150 pF to 2500 pF	4		30	V/µs

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

6.10 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 7	150	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 7	150	ns
t _{en}	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$, See Figure 8	200	ns
t _{dis}	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$, See Figure 8	200	ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 7	50	ns

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(3)Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.



6.11 Switching Characteristics: Auto-Power Down


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TYP ⁽¹⁾	UNIT
t _{valid}	Propagation delay time, low- to high-level output	1	μs
t _{invalid}	Propagation delay time, high- to low-level output	30	μs
t _{en}	Supply enable time	100	μs

(1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25 ^{\circ}C.


6.12 Typical Characteristics

 $T_A = 25^{\circ} \text{ C}; V_{CC} = 3.3 \text{ V}$






7 Parameter Measurement Information



A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbps, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.


Figure 5. Driver Slew Rate



A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbps, $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 6. Driver Pulse Skew



A. C_L includes probe and jig capacitance.


B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10 \text{ ns}$.

Figure 7. Receiver Propagation Delay Times

8



Parameter Measurement Information (continued)



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10 \text{ ns}$, $t_f \le 10 \text{ ns}$.
- $\label{eq:classical} C. \quad t_{PLZ} \text{ and } t_{PHZ} \text{ are the same as } t_{dis}.$
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 8. Receiver Enable and Disable Times

ξ

-

Generator

(see Note B)

FORCEOFF -

FORCEON -

3 V 2.7 V 0 V Receiver Input 0 V ROUT Π -2.7 V 2.7 V -3 V **50** Ω tvalid tinvalid ⁻ Vcc 50% V_{CC} 50% V_{CC} INVALID 0 V Output Auto-INVALID ۲en powerdown C_L = 30 pF V+ V+ (see Note A) 0.3 V ۷сс Supply 0 V Voltages DIN DOUT 0.3 V v-**TEST CIRCUIT VOLTAGE WAVEFORMS** Valid RS-232 Level, INVALID High 2.7 V Indeterminate 0.3 V If Signal Remains Within This Region 0 V For More Than 30 µs, INVALID Is Low[†] -0.3 V Indeterminate -2.7 V Valid RS-232 Level, INVALID High

Parameter Measurement Information (continued)

Figure 9. INVALID Propagation Delay Times and Driver Enabling Time

current to 1 µA.

[†] Auto-powerdown disables drivers and reduces supply

EXAS

STRUMENTS

www.ti.com




8 Detailed Description

8.1 Overview

The MAX3221E is a single driver, single receiver RS-232 solution operating from a single V_{CC} supply. The RS-232 pins provide IEC 61000-4-2 ESD protection. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. These devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/ μ s driver output slew rate.

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal on the receiver input, the driver output is disabled. If FORCEOFF is set low and EN is high, both the driver and receiver are shut off, and the supply current is reduced to 1 μ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-power-down condition to occur. Auto-power down can be disabled when FORCEON and FORCEOFF are high. With auto-power down enabled, the device is activated automatically when a valid signal is applied to the receiver input. The INVALID output notifies the user if an RS-232 signal is present at the receiver input. INVALID is high (valid data) if the receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 μ s. INVALID is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 μ s. See Figure 5 for receiver input levels.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 10. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge <u>pump that requires</u> four external capacitors. Auto-power-down feature for driver is controlled by FORCEON and FORCEOFF inputs. Receiver is controlled by EN input. When MAX3221E is unpowered, it can be safely connected to an active remote RS-232 device.

8.3.2 RS-232 Driver

One driver interfaces standard logic levels to RS-232 levels. DIN input must be valid high or low.



Feature Description (continued)

8.3.3 RS-232 Receiver

One receiver interfaces RS-232 levels to standard logic levels. An open input results in a high output on ROUT. RIN input includes an internal standard RS-232 load. A logic high input on the EN pin shuts down the receiver output.

8.3.4 RS-232 Status

The INVALID output goes low when RIN input is unpowered for more than 30 μ s. The INVALID output goes high when receiver has a valid input. The INVALID output is active when V_{cc} is powered irregardless of FORCEON and FORCEOFF inputs (see Table 3).

8.4 Device Functional Modes

Table 1, Table 2, and Table 3 show the behavior of the driver, receiver, and INVALID features under all possible relevant combinations of inputs.

		INPUTS		OUTPUT							
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS						
Х	Х	L	Х	Z	Powered off						
L	Н	Н	Х	Н	Normal operation with						
Н	Н	Н	Х	L	auto-power down disabled						
L	L	Н	Yes	Н	Normal operation with						
Н	L	Н	Yes	L	auto-power down enabled						
L	L	Н	No	Z	Powered off by						
Н	L	Н	No	Z	auto-power down feature						

Table 1. Function Tables Each Driver⁽¹⁾

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

 Table 2. Each Receiver⁽¹⁾

	INPUTS		OUTPUT
RIN	EN	VALID RIN RS-232 LEVEL	ROUT
L	L	Х	Н
Н	L	Х	L
Х	Н	Х	Z
Open	L	No	Н

 H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = disconnected input or connected driver off

Table 3. INVALID⁽¹⁾

	INPUTS								
RIN	FORCEON	FORCEOFF	EN	INVALID					
L	Х	Х	Х	Н					
Н	Х	Х	Х	Н					
Open	Х	Х	Х	L					

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The MAX3221E line driver and receiver is a specialized device for 3-V to 5.5-V RS-232 communication applications. This application is a generic implementation of this device with all required external components. For proper operation, add capacitors as shown in Figure 11.

9.2 Typical Application

ROUT and DIN connect to UART or general purpose logic lines. FORCEON and FORCEOFF may be connected general purpose logic lines or tied to ground or V_{CC} . INVALID may be connected to a general purpose logic line or left unconnected. RIN and DOUT lines connect to a RS-232 connector or cable. DIN, FORCEON, and FORCEOFF inputs must not be left unconnected.

Typical Application (continued)



(1) C3 can be connected to V_{CC} or GND.

- NOTES: A. Resistor values shown are nominal.
 - B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V _{CC} vs CAPACITOR VALUES									
V _{CC}	V _{CC} C1 C2, C3, and C4								
3.3 V ± 0.3 V 5 V ± 0.5 V 3 V to 5.5 V	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF							

Copyright © 2016, Texas Instruments Incorporated

Figure 11. Typical Operating Circuit and Capacitor Values

9.2.1 Design Requirements

- Recommended V_{CC} is 3.3 V or 5 V.
 - 3 V to 5.5 V is also possible
- Maximum recommended bit rate is 250 kbps.
- Use capacitors as shown in Figure 11.


9.2.2 Detailed Design Procedure

- DIN, FORCEOFF and FORCEON inputs must be connected to valid low or high logic levels.
- Select capacitor values based on VCC level for best performance.



Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

TI recommends a $0.1-\mu$ F capacitor to filter noise on the power supply pin. For additional filter capability, a $0.01-\mu$ F capacitor may be added in parallel as well. Power supply input voltage is recommended to be any valid level in *Recommended Operating Conditions*.

11 Layout

11.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times. Make the impedance from MAX3221E ground pin and circuit board's ground plane as low as possible for best ESD performance. Use wide metal and multiple vias on both sides of ground pin.

11.2 Layout Example




Figure 14. MAX3221E Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MAX3221ECDB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221EIDB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIDBG4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





24-Aug-2018

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3221ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Dec-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3221ECPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
MAX3221EIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
MAX3221EIPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
MAX3221EIPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0

MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated