8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Rev. 3 — 28 February 2017

Product data sheet

1 General description

The 74HC595-Q100; 74HCT595-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset $\overline{\text{MR}}$ input. A LOW on $\overline{\text{MR}}$ will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input ($\overline{\text{OE}}$) is LOW. A HIGH on $\overline{\text{OE}}$ causes the outputs to assume a high-impedance OFF-state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2 Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- 8-bit serial input
- 8-bit serial or parallel output
- Storage register with 3-state outputs
- · Shift register with direct clear
- 100 MHz (typical) shift out frequency
- Complies with JEDEC standard no. 7A
- · Input levels:
 - For 74HC595-Q100: CMOS level
 - For 74HCT595-Q100: TTL level
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

3 Applications

- Serial-to-parallel data conversion
- Remote control holding register


ne<mark>x</mark>peria

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

4 Ordering information


| Table 1. Ordering info | ormation | | | | | | | | | | |
|------------------------|-----------------------------|----------|---|----------|--|--|--|--|--|--|--|
| Type number | Package | Package | | | | | | | | | |
| | Temperature Name I range | | Description | Version | | | | | | | |
| 74HC595D-Q100 | -40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; | SOT109-1 | | | | | | | |
| 74HCT595D-Q100 | | | body width 3.9 mm | | | | | | | | |
| 74HC595DB-Q100 | -40 °C to +125 °C | SSOP16 | plastic shrink small outline package; 16 leads; | SOT338-1 | | | | | | | |
| 74HCT595DB-Q100 | | | body width 5.3 mm | | | | | | | | |
| 74HC595PW-Q100 | -40 °C to +125 °C | TSSOP16 | plastic thin shrink small outline package; | SOT403-1 | | | | | | | |
| 74HCT595PW-Q100 | | | 16 leads; body width 4.4 mm | | | | | | | | |
| 74HC595BQ-Q100 | -40 °C to +125 °C | DHVQFN16 | plastic dual in-line compatible thermal | SOT763-1 | | | | | | | |
| 74HCT595BQ-Q100 | | | enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm | | | | | | | | |

5 Functional diagram



74HC595-Q100; 74HCT595-Q100


8-bit serial-in, serial or parallel-out shift register with output latches; 3-state




8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

6 Pinning information

6.1 Pinning





8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

6.2 Pin description

| Symbol | Pin | Description |
|--------------------------------|-------------------------|----------------------------------|
| Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 | 15, 1, 2, 3, 4, 5, 6, 7 | parallel data output |
| GND | 8 | ground (0 V) |
| Q7S | 9 | serial data output |
| MR | 10 | master reset (active LOW) |
| SHCP | 11 | shift register clock input |
| STCP | 12 | storage register clock input |
| OE | 13 | output enable input (active LOW) |
| DS | 14 | serial data input |
| Q0 | 15 | parallel data output 0 |
| V _{CC} | 16 | supply voltage |

7 Functional description

| Table 3. Function table ^[1] | Table 3 | . Function | table ^[1] |
|--|---------|------------|----------------------|
|--|---------|------------|----------------------|

| Contro | bl | | | Input | Output | | Function |
|----------|----------|----|----|-------|--------|-----|--|
| SHCP | STCP | OE | MR | DS | Q7S | Qn | |
| Х | Х | L | L | Х | L | NC | a LOW-level on MR only affects the shift registers |
| Х | 1 | L | L | Х | L | L | empty shift register loaded into storage register |
| Х | Х | Н | L | Х | L | Z | shift register clear; parallel outputs in high-impedance OFF-state |
| ↑ | X | L | Η | Н | Q6S | NC | logic HIGH-level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S). |
| Х | ↑ | L | Η | Х | NC | QnS | contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages |
| ↑ | 1 | L | Η | x | Q6S | QnS | contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages |

[1] H = HIGH voltage state;

L = LOW voltage state;


 \uparrow = LOW-to-HIGH transition;

X = don't care;

NC = no change;

Z = high-impedance OFF-state.

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



Limiting values 8

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Мах | Unit |
|------------------|-------------------------|--|-----|------|------|------|
| V _{CC} | supply voltage | | | -0.5 | +7 | V |
| I _{IK} | input clamping current | V_{I} < -0.5 V or V_{I} > V_{CC} + 0.5 V | | - | ±20 | mA |
| I _{OK} | output clamping current | V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V | | - | ±20 | mA |
| I _O | output current | V_{O} = -0.5 V to (V _{CC} + 0.5 V) | | | | |
| | | pin Q7S | | - | ±25 | mA |
| | | pins Qn | | - | ±35 | mA |
| I _{CC} | supply current | | | - | 70 | mA |
| I _{GND} | ground current | | | -70 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | SO16 package | [1] | - | 500 | mW |
| | | SSOP16 package | [2] | - | 500 | mW |
| | | TSSOP16 package | [2] | - | 500 | mW |
| | | DHVQFN16 package | [3] | - | 500 | mW |

[1] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

[2] [3] For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN16 package: Ptot derates linearly with 4.5 mW/K above 60 °C.

| 74HC_HCT595_Q100 | |
|------------------|--|
| | |

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

9 Recommended operating conditions

| Table 5. | Recommended | operating | conditions |
|----------|-------------|-----------|------------|
| | | | |

| Symbol | Parameter | Conditions | 74H | IC595-Q | 100 | 74H | Unit | | |
|------------------|-------------------------------------|-------------------------|-----|---------|-----------------|-----|------|-----------------|------|
| | | | Min | Тур | Мах | Min | Тур | Max | |
| V _{CC} | supply voltage | | 2.0 | 5.0 | 6.0 | 4.5 | 5.0 | 5.5 | V |
| VI | input voltage | | 0 | - | V _{CC} | 0 | - | V _{CC} | V |
| Vo | output voltage | | 0 | - | V _{CC} | 0 | - | V _{CC} | V |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 2.0 V | - | - | 625 | - | - | - | ns/V |
| | | V _{CC} = 4.5 V | - | 1.67 | 139 | - | 1.67 | 139 | ns/V |
| | | V _{CC} = 6.0 V | - | - | 83 | - | - | - | ns/V |
| T _{amb} | ambient temperature | | -40 | +25 | +125 | -40 | +25 | +125 | °C |

10 Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | -40 | °C to +8 | 5 °C | -40 °C to | Unit | |
|-----------------|------------------------------|---|------|----------|------|-----------|------|---|
| | | | Min | Тур | Max | Min | Мах | |
| 74HC595 | -Q100 | | | - | 1 | 1 | | |
| V _{IH} | HIGH-level | V _{CC} = 2.0 V | 1.5 | 1.2 | - | 1.5 | - | V |
| | input voltage | V _{CC} = 4.5 V | 3.15 | 2.4 | - | 3.15 | - | V |
| | | V _{CC} = 6.0 V | 4.2 | 3.2 | - | 4.2 | - | V |
| VIL | LOW-level | V _{CC} = 2.0 V | - | 0.8 | 0.5 | _ | 0.5 | V |
| | input voltage | V _{CC} = 4.5 V | - | 2.1 | 1.35 | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | 2.8 | 1.8 | - | 1.8 | V |
| UII | HIGH-level output voltage | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | |
| | | all outputs | | | | | | |
| | | I_0 = -20 µA; V_{CC} = 2.0 V | 1.9 | 2.0 | - | 1.9 | - | V |
| | | I _O = -20 μA; V _{CC} = 4.5 V | 4.4 | 4.5 | - | 4.4 | - | V |
| | | I _O = -20 μA; V _{CC} = 6.0 V | 5.9 | 6.0 | - | 5.9 | - | V |
| | | Q7S output | | | | | | |
| | | I _O = -4 mA; V _{CC} = 4.5 V | 3.84 | 4.32 | - | 3.7 | - | V |
| | | $I_{\rm O}$ = -5.2 mA; $V_{\rm CC}$ = 6.0 V | 5.34 | 5.81 | - | 5.2 | - | V |
| | | Qn bus driver outputs | | | | | | |
| | | I _O = -6 mA; V _{CC} = 4.5 V | 3.84 | 4.32 | - | 3.7 | - | V |
| | | I _O = -7.8 mA; V _{CC} = 6.0 V | 5.34 | 5.81 | - | 5.2 | - | V |
| V _{OL} | LOW-level | V _I = V _{IH} or V _{IL} | | | | | | |
| | output voltage | all outputs | | | | | | |
| | 1 | 1 | 1 | 1 | 1 | | 1 | |

74HC_HCT595_Q100

74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol | Parameter | Conditions | -40 | °C to +8 | 5 °C | -40 °C to | Unit | |
|-----------------|-----------------------------|---|------|----------|------|-----------|------|----|
| | | | Min | Тур | Мах | Min | Max | |
| | | I _O = 20 μA; V _{CC} = 2.0 V | - | 0 | 0.1 | - | 0.1 | V |
| | | $I_{\rm O}$ = 20 µA; V _{CC} = 4.5 V | - | 0 | 0.1 | - | 0.1 | V |
| | | $I_{\rm O}$ = 20 µA; V _{CC} = 6.0 V | - | 0 | 0.1 | - | 0.1 | V |
| | | Q7S output | | | | | | |
| | | I _O = 4 mA; V _{CC} = 4.5 V | - | 0.15 | 0.33 | - | 0.4 | V |
| | | I _O = 5.2 mA; V _{CC} = 6.0 V | - | 0.16 | 0.33 | - | 0.4 | V |
| | | Qn bus driver outputs | | | | | | |
| | | I _O = 6 mA; V _{CC} = 4.5 V | - | 0.15 | 0.33 | - | 0.4 | V |
| | | I _O = 7.8 mA; V _{CC} = 6.0 V | - | 0.16 | 0.33 | - | 0.4 | V |
| lı | input leakage current | $V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V | - | - | ±1.0 | - | ±1.0 | μA |
| I _{OZ} | OFF-state output current | $V_I = V_{IH} \text{ or } V_{IL}; V_{CC} = 6.0 \text{ V};$ $V_O = V_{CC} \text{ or GND}$ | - | - | ±5.0 | - | ±10 | μA |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V | - | - | 80 | - | 160 | μA |
| Cı | input capacitance | | - | 3.5 | - | - | - | pF |
| 74HCT59 | 95-Q100 | 1 | | | 1 | 1 | 1 | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 4.5 V to 5.5 V | 2.0 | 1.6 | - | 2.0 | - | V |
| V _{IL} | LOW-level input voltage | V_{CC} = 4.5 V to 5.5 V | - | 1.2 | 0.8 | - | 0.8 | V |
| V _{OH} | HIGH-level | V_{I} = V_{IH} or V_{IL} ; V_{CC} = 4.5 V | | | | | | |
| | output voltage | all outputs | | | | | | |
| | | I _O = -20 μA | 4.4 | 4.5 | - | 4.4 | - | V |
| | | Q7S output | | | | | | |
| | | I _O = -4 mA | 3.84 | 4.32 | - | 3.7 | - | V |
| | | Qn bus driver outputs | | | | | | |
| | | I _O = -6 mA | 3.7 | 4.32 | - | 3.7 | - | V |
| V _{OL} | LOW-level | $V_{I} = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 V$ | | | | | | |
| | output voltage | all outputs | | | | | | |
| | | I _O = 20 μA | - | 0 | 0.1 | - | 0.1 | V |
| | | Q7S output | | | | | | |
| | | I _O = 4.0 mA | - | 0.15 | 0.33 | - | 0.4 | V |
| | | Qn bus driver outputs | | | | | | |
| | | I _O = 6.0 mA | - | 0.16 | 0.33 | - | 0.4 | V |

74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol | Parameter | Conditions | -40 | °C to +8 | 5 °C | -40 °C to | Unit | |
|------------------|-----------------------------|---|-----|----------|------|-----------|------|----|
| | | | Min | Тур | Max | Min | Max | |
| lı | input leakage current | $V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$ | - | - | ±1.0 | - | ±1.0 | μA |
| I _{OZ} | OFF-state output current | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 5.5 \text{ V};$ $V_{O} = V_{CC} \text{ or GND}$ | - | - | ±5.0 | - | ±10 | μA |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V | - | - | 80 | - | 160 | μA |
| ΔI _{CC} | additional supply current | per input pin; other inputs at V_{CC} or GND; $I_0 = 0 A$; $V_1 = V_{CC} - 2.1 V$; $V_{CC} = 4.5 V$ to 5.5 V | | | | | | |
| | | pins $\overline{\text{MR}}$, SHCP, STCP, $\overline{\text{OE}}$ | - | 150 | 675 | - | 735 | μA |
| | | pin DS | - | 25 | 113 | - | 123 | μA |
| CI | input capacitance | | - | 3.5 | - | - | - | pF |

11 Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 14.

| Symbol | Parameter | ameter Conditions | | 25 °C | | | -40 °C to +85 °C | | -40 °C to +125 °C | |
|------------------|-----------------------|--|-----|--------------------|-----|-----|---------------------|---------|----------------------|----|
| | | | Min | Тур ^[1] | Max | Min | Max | Min | Max | |
| 74HC595 | -Q100 | | | | | | | | | |
| t _{pd} | propagation | SHCP to Q7S; see Figure 9 ^[2] | | | | | | | | |
| | delay | V _{CC} = 2 V | - | 52 | 160 | - | 200 | - | 240 | ns |
| | | V _{CC} = 4.5 V | - | 19 | 32 | - | 40 | - | 48 | ns |
| | | V _{CC} = 6 V | - | 15 | 27 | - | 34 | - | 41 | ns |
| | | STCP to Qn; see Figure 10 [2] | | | | | | | | |
| | | V _{CC} = 2 V | - | 55 | 175 | - | 220 | - | 265 | ns |
| | | V _{CC} = 4.5 V | - | 20 | 35 | - | 44 | 44 - 53 | 53 | ns |
| | | V _{CC} = 6 V | - | 16 | 30 | - | 37 | - | 45 | ns |
| t _{PHL} | HIGH | MR to Q7S; see Figure 12 | | | | | | | | |
| | to LOW propagation | V _{CC} = 2 V | - | 47 | 175 | - | 220 | - | 265 | ns |
| | delay | V _{CC} = 4.5 V | - | 17 | 35 | - | 44 | - | 53 | ns |
| | | V _{CC} = 6 V | - | 14 | 30 | - | 37 | - | 45 | ns |
| t _{en} | enable time | OE to Qn; see Figure 13 [3] | | | | | | | | |
| | | V _{CC} = 2 V | - | 47 | 150 | - | 190 | - | 225 | ns |
| | | V _{CC} = 4.5 V | - | 17 | 30 | - | 38 | - | 45 | ns |
| | | V _{CC} = 6 V | - | 14 | 26 | - | 33 | - | 38 | ns |

74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol | Parameter | Conditions | 25 °C | | | -40 °C to +85 °C | | -40 °C to +125 °C | | Unit |
|------------------|--------------|---|-------|--------------------|-----|---------------------|-----|----------------------|-----|------|
| | | | Min | Typ ^[1] | Max | Min | Max | Min | Max | |
| t _{dis} | disable time | OE to Qn; see Figure 13 [4] | | | | | | | | |
| | | $V_{CC} = 2 V$ | - | 41 | 150 | - | 190 | - | 225 | ns |
| | | V _{CC} = 4.5 V | - | 15 | 30 | - | 38 | - | 45 | ns |
| | | V _{CC} = 6 V | - | 12 | 27 | - | 33 | - | 38 | ns |
| t _W | pulse width | SHCP HIGH or LOW; see <u>Figure 9</u> | | | | | | | | |
| | | V _{CC} = 2 V | 75 | 17 | - | 95 | - | 110 | - | ns |
| | | V _{CC} = 4.5 V | 15 | 6 | - | 19 | - | 22 | - | ns |
| | | V _{CC} = 6 V | 13 | 5 | - | 16 | - | 19 | - | ns |
| | | STCP HIGH or LOW; see <u>Figure 10</u> | | | | | | | | |
| | | V _{CC} = 2 V | 75 | 11 | - | 95 | - | 110 | - | ns |
| | | V _{CC} = 4.5 V | 15 | 4 | - | 19 | - | 22 | - | ns |
| | | V _{CC} = 6 V | 13 | 3 | - | 16 | - | 19 | - | ns |
| | | MR LOW; see Figure 12 | | | | | | | | |
| | | V _{CC} = 2 V | 75 | 17 | - | 95 | - | 110 | - | ns |
| | | V _{CC} = 4.5 V | 15 | 6 | - | 19 | - | 22 | - | ns |
| | | V _{CC} = 6 V | 13 | 5 | - | 16 | - | 19 | - | ns |
| t _{su} | set-up time | DS to SHCP; see Figure 11 | | | | | | | | |
| | | V _{CC} = 2 V | 50 | 11 | - | 65 | - | 75 | - | ns |
| | | V _{CC} = 4.5 V | 10 | 4 | - | 13 | - | 15 | - | ns |
| | | V _{CC} = 6 V | 9 | 3 | - | 11 | - | 13 | - | ns |
| | | SHCP to STCP; see Figure 11 | | | | | | | | |
| | | V _{CC} = 2 V | 75 | 22 | - | 95 | - | 110 | - | ns |
| | | V _{CC} = 4.5 V | 15 | 8 | - | 19 | - | 22 | - | ns |
| | | V _{CC} = 6 V | 13 | 7 | - | 16 | - | 19 | - | ns |
| t _h | hold time | DS to SHCP; see Figure 11 | | | | | | | | |
| | | V _{CC} = 2 V | 3 | -6 | - | 3 | - | 3 | - | ns |
| | | V _{CC} = 4.5 V | 3 | -2 | - | 3 | - | 3 | - | ns |
| | | V _{CC} = 6 V | 3 | -2 | - | 3 | - | 3 | - | ns |
| t _{rec} | recovery | MR to SHCP; see Figure 12 | | | | | | | | - |
| | time | V _{CC} = 2 V | 50 | -19 | - | 65 | - | 75 | - | ns |
| | | V _{CC} = 4.5 V | 10 | -7 | - | 13 | - | 15 | - | ns |
| | | V _{CC} = 6 V | 9 | -6 | _ | 11 | _ | 13 | - | ns |

74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

| Symbol | Parameter | Conditions | | 25 °C | | -40 °C to +85 °C | | -40 °C to +125 °C | | Unit | |
|------------------|--|---|----------|-------|--------------------|---------------------|-----|----------------------|-----|------|-----|
| | | | | Min | Typ ^[1] | Мах | Min | Max | Min | Max | |
| f _{max} | maximum frequency | SHCP or STCP; see Figure 9 and Figure 10 | <u>)</u> | | | | | | | | |
| | | $V_{CC} = 2 V$ | | 9 | 30 | - | 4.8 | - | 4 | - | MHz |
| | | V _{CC} = 4.5 V | | 30 | 91 | - | 24 | - | 20 | - | MHz |
| | | V _{CC} = 6 V | | 35 | 108 | - | 28 | - | 24 | - | MHz |
| C _{PD} | power dissipation capacitance | $f_i = 1 \text{ MHz}; V_1 = \text{GND to } V_{\text{CC}}$ | [5] [6] | - | 115 | - | - | - | - | - | pF |
| 74HCT59 | 5-Q100; V _{CC} : | = 4.5 V to 5.5 V | | | | 1 | | 1 | | | _ |
| t _{pd} | propagation | SHCP to Q7S; see Figure 9 | [2] | - | 25 | 42 | - | 53 | - | 63 | ns |
| | delay | STCP to Qn; see Figure 10 | [2] | - | 24 | 40 | - | 50 | - | 60 | ns |
| t _{PHL} | HIGH to LOW propagation delay | MR to Q7S; see Figure 12 | | - | 23 | 40 | - | 50 | - | 60 | ns |
| t _{en} | enable time | OE to Qn; see Figure 13 | [3] | - | 21 | 35 | - | 44 | - | 53 | ns |
| t _{dis} | disable time | OE to Qn; see Figure 13 | [4] | - | 18 | 30 | - | 38 | - | 45 | ns |
| t _W | pulse width | SHCP HIGH or LOW; see <u>Figure 9</u> | | 16 | 6 | - | 20 | - | 24 | - | ns |
| | | STCP HIGH or LOW; see <u>Figure 10</u> | | 16 | 5 | - | 20 | - | 24 | - | ns |
| | | MR LOW; see Figure 12 | | 20 | 8 | - | 25 | - | 30 | - | ns |
| t _{su} | set-up time | DS to SHCP; see Figure 10 | | 16 | 5 | - | 20 | - | 24 | - | ns |
| | | SHCP to STCP; see <u>Figure 10</u> | | 16 | 8 | - | 20 | - | 24 | - | ns |
| t _h | hold time | DS to SHCP; see Figure 11 | | 3 | -2 | - | 3 | - | 3 | - | ns |
| t _{rec} | recovery time | MR to SHCP; see Figure 12 | | 10 | -7 | - | 13 | - | 15 | - | ns |
| f _{max} | maximum frequency | SHCP and STCP; see <u>Figure 9</u> and <u>Figure 10</u> | | 30 | 52 | - | 24 | - | 20 | - | MHz |
| C _{PD} | power dissipation capacitance | f_i = 1 MHz; V _I = GND to V _{CC} - 1.5 V | [5] [6] | - | 130 | - | - | - | - | - | pF |

Typical values are measured at nominal supply voltage. [1] [2] [3] [4] [5]

typical values are measured at nominal supply voltage. t_{pd} is the same as t_{PHL} and t_{PLH} . t_{en} is the same as t_{PZL} and t_{PZH} . t_{dis} is the same as t_{PLZ} and t_{PHZ} . C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of outputs;

C_L = output load capacitance in pF;


74HC_HCT595_Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

 V_{CC} = supply voltage in V.


[6] All 9 outputs switching.

11.1 Waveforms and test circuit



74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state




Table 8. Measurement points

| Туре | Input | Output |
|---------------|--------------------|--------------------|
| | V _M | V _M |
| 74HC595-Q100 | 0.5V _{CC} | 0.5V _{CC} |
| 74HCT595-Q100 | 1.3 V | 1.3 V |

74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state





Table 9. Test data

| Туре | Input | | Load | S1 position | | | |
|---------------|-----------------|---------------------------------|-------|-------------|-------------------------------------|-------------------------------------|-------------------------------------|
| | VI | t _r , t _f | CL | RL | t _{PHL} , t _{PLH} | t _{PZH} , t _{PHZ} | t _{PZL} , t _{PLZ} |
| 74HC595-Q100 | V _{CC} | 6 ns | 50 pF | 1 kΩ | open | GND | V _{CC} |
| 74HCT595-Q100 | 3 V | 6 ns | 50 pF | 1 kΩ | open | GND | V _{CC} |

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state


12 Package outline




© Nexperia B.V. 2017. All rights reserved

74HC595-Q100; 74HCT595-Q100


8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

13 Abbreviations

| Table 10. Abbreviations | | | | | |
|-------------------------|---|--|--|--|--|
| Acronym | Description | | | | |
| CMOS | Complementary Metal-Oxide Semiconductor | | | | |
| DUT | Device Under Test | | | | |
| ESD | ElectroStatic Discharge | | | | |
| НВМ | Human Body Model | | | | |
| MM | Machine Model | | | | |
| MIL | Military | | | | |
| TTL | Transistor-Transistor Logic | | | | |

14 Revision history

| Table 11. Revision history | | | | | | | |
|----------------------------|---|--------------------|---------------|----------------------|--|--|--|
| Document ID | Release date | Data sheet status | Change notice | Supersedes | | | |
| 74HC_HCT595_Q100 v.3 | 20170228 | Product data sheet | - | 74HC_HCT595_Q100 v.2 | | | |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. | | | | | | |
| 74HC_HCT595_Q100 v.2 | 20130410 | Product data sheet | - | 74HC_HCT595_Q100 v.1 | | | |
| Modifications: | Type numbers 74HC595DB-Q100 and 74HCT595DB-Q100 added. | | | | | | |
| 74HC_HCT595_Q100 v.1 | 20120802 | Product data sheet | - | - | | | |

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

15 Legal information

15.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications - This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74HC595-Q100; 74HCT595-Q100

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Contents

| 1 | General description | 1 |
|------|----------------------------------|----|
| 2 | Features and benefits | |
| 3 | Applications | 1 |
| 4 | Ordering information | 2 |
| 5 | Functional diagram | |
| 6 | Pinning information | 4 |
| 6.1 | Pinning | |
| 6.2 | Pin description | 5 |
| 7 | Functional description | |
| 8 | Limiting values | 6 |
| 9 | Recommended operating conditions | 7 |
| 10 | Static characteristics | 7 |
| 11 | Dynamic characteristics | 9 |
| 11.1 | Waveforms and test circuit | 12 |
| 12 | Package outline | 16 |
| 13 | Abbreviations | 20 |
| 14 | Revision history | |
| 15 | Legal information | 21 |
| | | |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 28 February 2017 Document identifier: 74HC_HCT595_Q100

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

74HC595DB-Q100J74HCT595PW-Q100,1174HC595BQ-Q100,11574HCT595BQ-Q100,11174HC595D/AUJ74HCT595D-Q100,11874HCT595DB-Q100J74HCT595D/AUJ74HC595D-Q100,11874HC595PW-Q100,118