

SLOS093D - OCTOBER 1987-REVISED OCTOBER 2012

LinCMOS™ PRECISION QUAD OPERATIONAL AMPLIFIERS

Check for Samples: TLC27M4, TLC27M4A, TLC27M4B, TLC27M4Y, TLC27M9


FEATURES

- Trimmed Offset Voltage
 - TLC27M9 . . . 900 μ V Max at T_A = 25°C, $V_{DD} = 5 V$
- Input Offset Voltage Drift . . . Typically 0.1 µV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified **Temperature Range:**
 - 0°C to 70°C . . . 3 V to 16 V
 - 40°C to 85°C . . . 4 V to 16 V
 - 55°C to 125°C . . . 4 V to 16 V
- **Single-Supply Operation**
- **Common-Mode Input Voltage Range** Extends Below the Negative Rail (C-Suffix, **I-Suffix Types**)
- Low Noise . . . Typically 32 nV/√Hz at f = 1 kHz
- Low Power . . . Typically 2.1 mW at $T_A = 25^{\circ}C, V_{DD} = 5 V$
- **Output Voltage Range Includes Negative Rail**
- High Input Impedance . . . $10^{12} \Omega$ Typ
- **ESD-Protection Circuitry**
- **Small-Outline Package Option Also Available** in Tape and Reel
- **Designed-In Latch-Up Immunity**

DESCRIPTION


The TLC27M4 and TLC27M9 quad operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds comparable to that of general-purpose bipolar devices. These use Texas Instruments silicon-gate LinCMOS™ technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, make these cost-effective devices ideal for applications that have previously been reserved for general-purpose bipolar products, but with only a fraction of the power consumption.



NC - No internal connection

DISTRIBUTION OF TLC27M9



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LinCMOS is a trademark of Texas Instruments Incorporated.



Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the low-cost TLC27M4 (10 mV) to the high-precision TLC27M9 (900 μ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

In general, many features associated with bipolar technology are available on LinCMOS™ operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27M4 and TLC27M9. The devices also exhibit low voltage single-supply operation, and low power consumption, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC27M4 and TLC27M9 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015; however, care should be exercised in handling these devices, as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to 85° C. The M-suffix devices are characterized for operation over the full military temperature range of -55° C to 125° C.


AVAILABLE OPTIONS

				PACKAGE			CLUD
T _A	V _{IO} max AT 25°C	SMALL OUTLINE (D) ⁽¹⁾	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW) ⁽¹⁾	CHIP FORM (Y)
	900 μV	TLC27M9CD	_	_	TLC27M9CN	_	_
0°C to 70°C	2 mV	TLC27M4BCD	_	_	TLC27M4BCN	_	_
0°C to 70°C	5 mV	TLC27M4ACD	_	_	TLC27M4ACN	_	_
	10 mV	TLC27M4CD	_	_	TLC27M4CN	TLC27M4CPW	TLC27M4Y
	900 µV	TLC27M9ID	_	_	TLC27M9IN	_	_
–40°C to 85°C	2 mV	TLC27M4BID	_	_	TLC27M4BIN	_	_
-40 C to 65 C	5 mV	TLC27M4AID	_	_	TLC27M4AIN	_	_
	10 mV	TLC27M4ID	_	_	TLC27M4IN	TLC27M41PW	_
–55°C to 125°C	900 µV	TLC27M9MD	TLC27M9MFK	TLC27M9MJ	TLC27M9MN	_	_
-55 C to 125 C	10 mV	TLC27M4MD	TLC27M4MFK	TLC27M4MJ	TLC27M4MN		

⁽¹⁾ The D and PW package is available taped and reeled. Add R suffix to the device type (e.g., TLC279CDR).




EQUIVALENT SCHEMATIC (EACH AMPLIFIER)





TLC27M4Y chip information

This chip, when properly assembled, displays characteristics similar to the TLC27M4C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
Supply voltage, V _{DD} ⁽²⁾		18	V
Differential input voltage, V _{ID} ⁽³⁾		±VDD	
Input voltage range, V _I (any input)		-0.3 V to V _{DD}	
Input current, I _I		±5	mA
Output current, I _O (each output)		±30	mA
Total current into V _{DD}		45	mA
Total current out of GND		45	mA
Duration of short-circuit current at (or below) 25°C ⁽⁴⁾		unlimited	
Continuous total dissipation		See Dissipation Rating Table	
	C suffix	0 to 70	°C
Operating free-air temperature, T _A	I suffix	-40 to 85	°C
	M suffix	-55 to 125	°C
Storage temperature range		-65 to 150	°C
Case temperature for 60 seconds: FK package		260	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10) seconds: D, N, or PW package	260	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60) seconds: J package	300	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1575 mW	12.6 mW/°C	1008 mW	819 mW	_
PW	700 mW	5.6 mW/°C	448 mW	_	_

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD}		3	16	4	16	4	16	V
Common mode input voltage V	$V_{DD} = 5 V$	-0.2	3.5	-0.2	3.5	0	3.5	\/
Common mode input voltage, V _{IC}	V _{DD} = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, T_A		0	70	-40	85	- 55	125	°C

Copyright © 1987–2012, Texas Instruments Incorporated

⁽²⁾ All voltage values, except differential voltages, are with respect to network ground.

⁽³⁾ Differential voltages are at IN+ with respect to IN -.

⁽⁴⁾ The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETE	R	TEST CON	DITIONS	T _A ⁽¹⁾	TL(AC BC	UNIT
						TLC27M4BC TLC27M9C MIN TYP MAX 1.1 10 12 0.9 5 6.5 250 2000 3000 210 900 1500 1.7 0.1 7 300 0.6 40 600 -0.2 -0.3 to to 4 4.2 -0.2 to 3.5 3.2 3.9 3 3.9 3 3.9 3 3.9 3 3.9 3 0 50 0 50 0 50 0 50 0 50			
		TLC27M4C	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	
		TLO27W4C	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			12	mV
		TLC27M4AC	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		0.9	5	IIIV
V _{IO}	Input offset voltage	TEO27W4AC	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	
V IO	input onset voitage	TLC274BC	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		250	2000	
		TLO274BC	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range			3000	μV
		TLC279C	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		210	900	μν
		1102790	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			1500	
α_{VIO}	Average temperature offset voltage	coefficient of input			25°C to 70°C		1.7		μV/°C
ı	Input offset current ⁽²⁾)	V _O = 2.5 V,	V -25V	25°C		0.1		nΛ
I _{IO}	input onset current	,	$V_0 = 2.5 V,$	$V_{IC} = 2.5 V$	70°C		7	300	pА
	Input bias current ⁽²⁾		V 25V	V 25V	25°C		0.6		~ ^
I _{IB}	input bias current		$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	70°C		40	600	рA
		(2)			25°C	to	to		V
V _{ICR}	Common-mode input	t voltage range (3)			Full range	to			V
					25°C	3.2	3.9		
V_{OH}	High-level output volt	tage	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	0°C	3	3.9		V
					70°C	3	4		
					25°C		0	50	
V_{OL}	Low-level output volt	age	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
					25°C	25	170		
A_{VD}	Large-signal different amplification	tial voltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 100 \text{ k}\Omega$	0°C	15	200		V/mV
	ampinication				70°C	15	140		
					25°C	65	91		
CMRR	Common-mode rejec	ction ratio	$V_{IC} = V_{ICR}min$		0°C	60	91		dB
	-				70°C	60	92		
					25°C	70	93		
k _{SVR}	Supply-voltage reject	tion ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	0°C	60	92		dB
	$(\Delta V_{DD}/\Delta V_{IO})$				70°C	60	94		
					25°C		420	1120	
I_{DD}	Supply current (four	amplifiers)	$V_O = 2.5 \text{ V},$ No load	$V_{IC} = 2.5 V$,	0°C		500	1280	μΑ
	• • • • • • • • • • • • • • • • • • • •	•	INU IUdu		70°C		340	880	-

⁽¹⁾ Full range is 0°C to 70°C.

⁽²⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically.

⁽³⁾ This range also applies to each input individually.



at specified free-air temperature, $V_{DD} = 10 \text{ V}$ (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS		T _A ⁽¹⁾	TL(UNIT
						TLC27M9C			
		TLC27M4C	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	
		TLO27W4C	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			12	mV
		TLC27M4AC	$V_0 = 1.4 V,$	$V_{IC} = 0$,	25°C		0.9	5	IIIV
V _{IO}	Input offset voltage	TEO27W4AC	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	
V IO	input onset voitage	TLC274BC	$V_0 = 1.4 V,$	$V_{IC} = 0$,	25°C		260	2000	
		TLO274BC	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			3000	μV
		TLC279C	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		220	1200	μν
		1102790	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			1900	
α_{VIO}	Average temperature offset voltage	coefficient of input			25°C to 70°C		2.1		μV/°C
ı	Input offset current (2))	V _O = 5 V,	V -5V	25°C		0.1		nΛ
I _{IO}	input onset current	,	$V_O = 5 V$	$V_{IC} = 5 V$	70°C		7	300	pА
	Input bias current ⁽²⁾		V	\/ 5 \/	25°C		0.7		~ ^
I _{IB}	input bias current		$V_O = 5 V$,	VIC = 5 V	70°C		50	600	рA
		(0)			25°C	to	to		V
V _{ICR}	Common-mode input	t voltage range (3)			Full range	to			V
					25°C	8	8.7		
V_{OH}	High-level output volt	tage	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	0°C	7.8	8.7		V
					70°C	7.8	8.7		
					25°C		0	50	
V_{OL}	Low-level output volt	age	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
					25°C	25	275		
A_{VD}	Large-signal different amplification	tial voltage	$V_0 = 1 \ V \ to \ 6 \ V,$	$R_L = 100 \text{ k}\Omega$	0°C	15	320		V/mV
	ampinication				70°C	15	230		
					25°C	65	94		
CMRR	Common-mode rejec	ction ratio	$V_{IC} = V_{ICR}min$		0°C	60	94		dB
					70°C	60	94		
					25°C	70	93		
k _{SVR}	Supply-voltage reject	tion ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	0°C	60	92		dB
	$(\Delta V_{DD}/\Delta V_{IO})$				70°C	60	94		
					25°C		570	1200	
I_{DD}	Supply current (four	amplifiers)	$V_O = 5 V$, No load	$V_{IC} = 5 V$,	0°C		690	1600	μΑ
	• • • • • • • • • • • • • • • • • • • •	•	INU IUdu	-	70°C		440	1120	-

⁽¹⁾ Full range is 0°C to 70°C.

⁽²⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically.

⁽³⁾ This range also applies to each input individually.



at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETE	R	TEST CON	DITIONS	T _A ⁽¹⁾	TL TL		AI BI	UNIT
						TLC27M4BI TLC27M9I MIN TYP MAX 1.1 10			
		TLC27M4I	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	
		1 LOZ7 IVI-1	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			13	mV
		TLC27M4AI	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		0.9	5	IIIV
V _{IO}	Input offset voltage	TEOZTIVIAAI	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	
VIO	input onset voltage	TLC27M4BI	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		250	2000	
		T E G Z T IVI 4 D I	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			3000	μV
		TLC27M9I	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		210	900	μν
		TLG27WI9I	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			2000	
α_{VIO}	Average temperature offset voltage	coefficient of input			25°C to 85°C		1.7		μV/°C
ı	Input offset current ⁽²⁾)	V _O = 2.5 V,	V -25V	25°C		0.1		nΛ
I _{IO}	input onset current	•	$V_0 = 2.5 V,$	$V_{IC} = 2.5 V$	85°C		24	1000	рA
	Input bias current ⁽²⁾		V 2.5.V	V 25V	25°C		0.6		~ ^
I _{IB}	input bias current		$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	85°C		200	2000	рA
		(0)			25°C	to	to		V
V _{ICR}	Common-mode input	t voltage range (3)			Full range	to			V
					25°C	3.2	3.9		
V_{OH}	High-level output volt	tage	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	-40°C	3	3.9		V
					85°C	3	4		
					25°C		0	50	
V_{OL}	Low-level output volt	age	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	25	170		
A_{VD}	Large-signal different amplification	tial voltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 100 \text{ k}\Omega$	-40°C	15	270		V/mV
	ampinioadon				85°C	15	130		
					25°C	65	91		
CMRR	Common-mode rejec	tion ratio	$V_{IC} = V_{ICR}min$		-40°C	60	90		dB
	-				85°C	60	90		
					25°C	70	93		
k _{SVR}	Supply-voltage reject	tion ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	-40°C	60	91		dB
- •	$(\Delta V_{DD}/\Delta V_{IO})$			-	85°C	60	94		
					25°C		420	1120	
I_{DD}	Supply current (four	amplifiers)	$V_O = 2.5 V$, No load	$V_{IC} = 2.5 V,$	-40°C		630	1600	μΑ
	• • • • • • • • • • • • • • • • • • • •	•	INU IUau	-	85°C		320	800	-

⁽¹⁾ Full range is -40°C to 85°C.

²⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically.

⁽³⁾ This range also applies to each input individually.



at specified free-air temperature, $V_{DD} = 10 \text{ V}$ (unless otherwise noted)

	PARAMETE		TEST COM		T _A ⁽¹⁾	TL TL	_C27M C27M4 C27M4 _C27M	AI BI	UNIT
						MIN	TYP	MAX	
		TLC27M4I	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	
		TLG27IVI4I	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			13	m)/
		TLC27M4AI	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		0.9	5	mV
V_{IO}	Input offset voltage	TLG2/W4AI	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			7	
νIO	input onset voltage	TLC27M4BI	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		260	2000	
		TEG27W4BI	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			3500	μV
		TLC27M9I	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		220	1200	μν
		TLG27WI9I	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			2900	
α_{VIO}	Average temperature offset voltage	coefficient of input			25°C to 85°C		2.1		μV/°C
	Input offset current (2))	\/ _ F \/	\/ - 5 \/	25°C		0.1		- Λ
I _{IO}	input onset current	•	$V_{O} = 5 V,$	$V_{IC} = 5 V$	85°C		26	1000	pА
	Input bias current ⁽²⁾		\/ E \/	V 5 V	25°C		0.7		5 A
I _{IB}	input bias current		$V_{O} = 5 V,$	$V_{IC} = 5 V$	85°C		220	2000	pА
.,		(2)			25°C	-0.2 to 9	-0.3 to 9.2		٧
V _{ICR}	Common-mode input	voltage range			Full range	-0.2 to 8.5			٧
					25°C	8	8.7		
V_{OH}	High-level output volt	tage	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	-40°C	7.8	8.7		V
					85°C	7.8	8.7		
					25°C		0	50	
V_{OL}	Low-level output volta	age	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	25	275		
A_{VD}	Large-signal different amplification	tial voltage	$V_O = 1 V \text{ to } 6 V,$	$R_L = 100 \text{ k}\Omega$	-40°C	15	390		V/mV
					85°C	15	220		
					25°C	65	94		
CMRR	Common-mode rejec	tion ratio	$V_{IC} = V_{ICR}min$		-40°C	60	93		dB
					85°C	60	94		
	Commission to the second				25°C	70	93		
k_{SVR}	Supply-voltage reject $(\Delta V_{DD}/\Delta V_{IO})$	ion ratio	$V_{DD} = 5 V \text{ to } 10 V,$	$V_O = 1.4 V$	-40°C	60	91		dB
	. 55 10/				85°C	60	94		
					25°C		570	1200	
I_{DD}	Supply current (four a	amplifiers)	$V_O = 5 V$, No load	$V_{IC} = 5 V$,	-40°C		900	1800	μΑ
					85°C		410	1040	

⁽¹⁾ Full range is -40°C to 85°C.

²⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically.

⁽³⁾ This range also applies to each input individually.



at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	ł	TEST CON	DITIONS	T _A ⁽¹⁾		C27M4 C27M9		UNIT
						MIN	TYP	M9M P MAX 1 10 12 0 900 3750 7 1 15 6 9 35 3 10 2 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	
		TLC27M4M	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	m\/
.,	land offers wellen	TLC2/W4W	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			12	mV
V_{IO}	Input offset voltage	TI COZNAONA	V _O = 1.4 V,	V _{IC} = 0,	25°C		210	900	\/
		TLC27M9M	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range			3750	μV
α_{VIO}	Average temperature offset voltage	coefficient of input			25°C to 125°C		1.7		μV/°C
	In most offerst assume at (2)		V 0.5.V	V 0.5.V	25°C		0.1		рА
I _{IO}	Input offset current ⁽²⁾		$V_0 = 2.5 V,$	$V_{IC} = 2.5 V$	125°C		1.4	15	nA
				.,	25°C		0.6		pА
I _{IB}	Input bias current ⁽²⁾		$V_{O} = 2.5 V,$	$V_{IC} = 2.5 \text{ V}$	85°C		9	35	nA
V	Common-mode input	voltago rango (3)			25°C	0 to 4	-0.3 to 4.2		V
V _{ICR}	Common-mode input	voltage range (**)			Full range	0 to 3.5			V
					25°C	3.2	3.9		
V_{OH}	High-level output volta	age	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	−55°C	3	3.9		V
					125°C	3	4		
					25°C		0	50	
V_{OL}	Low-level output volta	ige	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
					25°C	25	170		
A_{VD}	Large-signal differenti amplification	al voltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 100 \text{ k}\Omega$	–55°C	15	270		V/mV
	umpillioution				125°C	15	120		
					25°C	65	91		
CMRR	Common-mode reject	ion ratio	$V_{IC} = V_{ICR}min$		-55°C	60	89		dB
					125°C	60	91		
					25°C	70	93		
k _{SVR}	Supply-voltage rejecti (ΔV _{DD} /ΔV _{IO})	on ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	-55°C	60	91		dB
	(\(\to\) DD\(\to\)				125°C	60	94		
					25°C		420	1120	
I _{DD}	Supply current (four a	mplifiers)	$V_O = 2.5 V$, No load	$V_{IC} = 2.5 V,$	–55°C		680	1760	μΑ
	•	•	INU IUau		125°C		280	720	-

⁽¹⁾ Full range is -55°C to 125°C.

 ⁽²⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically.
 (3) This range also applies to each input individually.



at specified free-air temperature, $V_{DD} = 10 \text{ V}$ (unless otherwise noted)

	PARAMETER	R	TEST CON	NDITIONS	T _A ⁽¹⁾				UNIT
						MIN TYP MAX 1.1 10 220 1200 4300 2.1 0.1 1.8 15 0.7 10 35 0 -0.3 to to 9 9.2 -0.2 to 8.5 8 8.7 7.8 8.6 7.8 8.6 7.8 8.8 0 50 0 50 25 275 15 420 15 190 65 94			
		TLC27M4M	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	~\/
\	land offers to the sec	TLC2/W4W	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			12	mV
V_{IO}	Input offset voltage	TI COZNAONA	V _O = 1.4 V,	V _{IC} = 0,	25°C		220	1200	/
		TLC27M9M	$R_S = 50 \Omega$,	$R_L = 100 \text{ k}\Omega$	Full range			4300	μV
α_{VIO}	Average temperature offset voltage	coefficient of input			25°C to 125°C		2.1		μV/°C
	Innut affect accomment (2)		\/ 5 \/	V 5.V	25°C		0.1		pА
I _{IO}	Input offset current ⁽²⁾		$V_O = 5 V$,	$V_{IC} = 5 V$	125°C		1.8	15	nA
				.,	25°C		0.7		pА
I _{IB}	Input bias current ⁽²⁾		$V_O = 5 V$,	$V_{IC} = 5 V$	125°C		10	35	nA
V	Common-mode input	voltago rango (3)			25°C	to	to		V
V_{ICR}	Common-mode input	voltage range (**)			Full range	to			V
					25°C	8	8.7		
V_{OH}	High-level output volta	age	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	−55°C	7.8	8.6		V
					125°C	7.8	8.8		
					25°C		0	50	
V_{OL}	Low-level output volta	ige	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
					25°C	25	275		
A_{VD}	Large-signal differenti amplification	al voltage	$V_0 = 1 V to 6 V,$	$R_L = 100 \text{ k}\Omega$	−55°C	15	420		V/mV
	umpilloution				125°C	15	190		
					25°C	65	94		
CMRR	Common-mode reject	ion ratio	$V_{IC} = V_{ICR}min$		−55°C	60	93		dB
					125°C	60	93		
					25°C	70	93		
k _{SVR}	Supply-voltage rejecti (ΔV _{DD} /ΔV _{IO})	on ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	-55°C	60	91		dB
	(TA A DD) TA A IO)				125°C	60	94		
					25°C		570	1200	
I _{DD}	Supply current (four a	mplifiers)	V _O = 5 V, No load	$V_{IC} = 5 V$,	-55°C		980	2000	μΑ
			INO IOAU		125°C		360	960	

⁽¹⁾ Full range is -55°C to 70°C.

 ⁽²⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically.
 (3) This range also applies to each input individually.



 $V_{DD} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	DADAMETED	TEST OF	NUNC	TL	.C27M4Y		LINUT
	PARAMETER	IESI CC	ONDITIONS	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_{O} = 1.4 \text{ V},$ $R_{S} = 50 \Omega,$	$V_{IC} = 0$, $R_L = 100 \text{ k}\Omega$		1.1	10	mV
α_{VIO}	Temperature coefficient of input offset voltage	T _A = 25°C to 70°C			1.7		μV/°C
I _{IO}	Input offset current ⁽¹⁾	V _O = 2.5 V,	V _{IC} = 2.5 V		0.1		pА
I _{IB}	Input bias current ⁽¹⁾	V _O = 2.5 V,	V _{IC} = 2.5 V		0.6		pА
V _{ICR}	Common-mode input voltage range (2)			-0.2 to 4	-0.3 to 4.2		V
V _{OH}	High-level output voltage	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	3.2	3.9		V
V _{OL}	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	I _{OL} = 0		0	50	mV
A _{VD}	Large-signal differential voltage amplification	V _O = 0.25 V to 2 V	, R _L = 100 kΩ	25	170		V/mV
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		65	91		dB
k _{SVR}	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	70	93		dB
I _{DD}	Supply current (four amplifiers)	V _O = 2.5 V, No load	V _{IC} = 2.5 V,		420	1120	μΑ

⁽¹⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically

ELECTRICAL CHARACTERISTICS

 $V_{DD} = 10 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	DADAMETED	TEST OF	NDITIONS	TL	.C27M4Y		
	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_{O} = 1.4 \text{ V},$ $R_{S} = 50 \Omega,$	$V_{IC} = 0,$ $R_L = 100 \text{ k}\Omega$		1.1	10	mV
α_{VIO}	Temperature coefficient of input offset voltage	T _A = 25°C to 70°C			1.7		μV/°C
I _{IO}	Input offset current ⁽¹⁾	V _O = 5 V,	V _{IC} = 5 V		0.1		рА
I _{IB}	Input bias current ⁽¹⁾	V _O = 5 V,	V _{IC} = 5 V		0.6		pА
V _{ICR}	Common-mode input voltage range (2)			-0.2 to 9	-0.3 to 9.2		V
V_{OH}	High-level output voltage	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	8	8.7		V
V _{OL}	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	I _{OL} = 0		0	50	mV
A _{VD}	Large-signal differential voltage amplification	V _O = 1 V to 6 V,	R _L = 100 kΩ	25	275		V/mV
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		65	94		dB
k _{SVR}	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	70	93		dB
I _{DD}	Supply current (four amplifiers)	V _O = 5 V, No load	V _{IC} = 5 V,		570	1200	μΑ

⁽¹⁾ The typical values of input bias current and input offset current below 5 pA were determined mathematically.

⁽²⁾ This range also applies to each input individually.

⁽²⁾ This range also applies to each input individually.



at specified free-air temperature, $V_{DD} = 5 \text{ V}$

PARAMETER		TEST CONDITIONS		T _A	TLC27M4C TLC27M4AC TLC27M4BC TLC27M9C	UNIT				
					MIN TYP MAX	(
				25°C	0.43					
			$V_{IPP} = 1 V$	0°C	0.46					
CD	Class rate at smits rain	$R_L = 100 \text{ k}\Omega$,	70°C	0.36	1//				
SR	Siew rate at unity gain	V _{IPP} = 2.5 V		25°C	0.40	V/µs				
				$V_{IPP} = 2.5 V$	0°C	0.43				
					70°C	0.34				
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω	25°C	32	nV/√ Hz				
		$ \begin{array}{llllllllllllllllllllllllllllllllllll$		25°C	55					
B _{OM}			$V_{O} = V_{OH},$	$V_{O} = V_{OH},$ $R_{c} = 100 \text{ kO}$	$V_{O} = V_{OH},$ $R_{c} = 100 \text{ kO}$	$V_{O} = V_{OH},$	$C_L = 20 \text{ pF},$ See Figure 1	0°C	60	kHz
	banawatii		70°C	50						
				25°C	525					
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_{L} = 20 \text{ pF}$	0°C	610	kHz				
		See Figure 3		70°C	400					
				25°C	40°					
ϕ_{m}	Phase margin	$V_{I} = 10 \text{ mV},$	$V_I = 10 \text{ mV},$ $C_L = 20 \text{ pF},$	f = B ₁ , See Figure 3	0°C	41°				
		$C_L = 20 \text{ pF},$ See 1		70°C	39°					

OPERATING CHARACTERISTICS

at specified free-air temperature, $V_{DD} = 10 \text{ V}$

	PARAMETER	PARAMETER TEST CONDITIONS		TA	TLC27M4C TLC27M4AC TLC27M4BC TLC27M9C		UNIT								
					MIN	TYP	MAX								
				25°C		0.62									
			$V_{IPP} = 1 \text{ V}$ $V_{IPP} = 5.5 \text{ V}$	0°C		0.67									
CD	Clay rate at unity gain	$R_L = 100 \text{ k}\Omega$		70°C		0.51		1////							
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.56		V/µs							
		3.1		0°C		0.61									
				70°C		0.46									
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω	25°C		32		nV/√Hz							
				25°C		35									
B _{OM}	Maximum output-swing bandwidth						$V_O = V_{OH},$ $R_I = 100 \text{ k}\Omega,$				$C_L = 20 \text{ pF},$ See Figure 1	0°C		40	
	Danawidin	IXL = 100 K22,	See Figure 1	70°C		30									
				25°C		635									
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_{L} = 20 \text{ pF}$	0°C		710		kHz							
		See Figure 3		70°C		510									
			= 10 mV, f = B ₁ ,	25°C		43°									
φ _m	Phase margin	$V_{I} = 10 \text{ mV},$		0°C		44°									
•	-	$C_L = 20 \text{ pF},$ See Figure 3		70°C		42°									



at specified free-air temperature, $V_{DD} = 5 \text{ V}$

PARAMETER		TEST CONDITIONS		T _A	TLC27M4I TLC27M4AI TLC27M4BI TLC27M9I		UNIT			
					MIN TYP	MAX				
				25°C	0.43					
				–40°C	0.51					
SR	Clay rate at unity gain	$R_L = 100 \text{ k}\Omega$		85°C	0.35		1////			
SK	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C	0.40		V/µs			
	_	V _{IPP} = 2.5 V	$V_{IPP} = 2.5 \text{ V}$	-40°C	0.48					
							85°C	0.32		
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω	25°C	32		nV/√ Hz			
		$V_O = V_{OH},$ $C_L = 20 \text{ p}$		25°C	55					
B _{OM}	Maximum output-swing bandwidth		$V_{O} = V_{OH},$ $R_{c} = 100 \text{ kO}$	$V_O = V_{OH},$ $R_I = 100 \text{ k}\Omega,$	$V_{O} = V_{OH},$ $R_{c} = 100 \text{ kO}$	$V_{O} = V_{OH},$ R. = 100 kO	$C_L = 20 \text{ pF},$ See Figure 1	-40°C	75	
	Dariawidii	11 - 100 122,	occ rigure r	85°C	45					
				25°C	525					
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$	-40°C	770		kHz			
			See Figure 3	85°C	370					
				25°C	40°					
ϕ_{m}	Phase margin	$V_{I} = 10 \text{ mV},$	$V_1 = 10 \text{ mV},$	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	10 mV, $f = B_1$, $20 pF$, See Figure 3	-40°C	43°			
		OL - 20 pr ,	Occ riguic 3	85°C	38°					

OPERATING CHARACTERISTICS

at specified free-air temperature, $V_{DD} = 10 \text{ V}$

	PARAMETER	TEST CONDITIONS		TA	TLC27M4I TLC27M4AI TLC27M4BI TLC27M9I		UNIT									
					MIN	TYP	MAX									
				25°C		0.62										
			$V_{IPP} = 1 V$	-40°C		0.77										
CD	Class rate at smits anim	$R_L = 100 \text{ k}\Omega$	V _{IPP} = 5.5 V	85°C		0.47		11/								
SR	Slew rate at unity gain	$C_L = 20 \text{ pF},$ See Figure 1		25°C		0.56		V/µs								
	3.1			_	-40°C		0.70									
				85°C		0.44										
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω	25°C		32		nV/√ Hz								
				25°C		35										
B_OM	Maximum output-swing bandwidth	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$	$V_0 = V_{OH}$	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$	$V_O = V_{OH},$ $R_L = 100 \text{ k}\Omega,$	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$		$C_L = 20 \text{ pF},$ See Figure 1	-40°C		45		kHz
	bandwidth	N_ = 100 K22,	Occ riguic r	85°C		25										
				25°C		635										
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$	-40°C		880		kHz								
		See Figure 3		85°C		480										
				25°C		43°										
ϕ_{m}	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B ₁ , See Figure 3	-40°C		46°										
-	-	ο _L – 20 pr ,		85°C		41°										



at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	PARAMETER	ARAMETER TEST CONDITIONS		TA	TLC27M4M TLC27M9M			UNIT						
					MIN	TYP	MAX							
				25°C		0.43								
		$V_{IPP} = 1 V$	–55°C		0.54									
CD	Class rate at smits rain	$R_L = 100 \text{ k}\Omega$	125°C		0.29		11/							
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.40		V/µs						
			V _{IPP} = 2.5 V	−55°C		0.50								
				125°C		0.28								
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω	25°C		32		nV/√ Hz						
				25°C		56								
B _{OM}	Maximum output-swing bandwidth	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$ R. = 100 kO	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$	$V_{O} = V_{OH},$	$V_O = V_{OH},$ $C_L = 20 \text{ pF},$ $R_L = 100 \text{ k}\Omega,$ See Figure 1	−55°C		80		kHz
	banawatii	11 - 100 142,	occ rigure r	125°C		40								
				25°C		525								
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$	−55°C		850		kHz						
			uic 3	See Figure 3	125°C		330							
		$V_{I} = 10 \text{ mV},$		25°C		40°								
ϕ_{m}	Phase margin		$V_1 = 10 \text{ mV},$	$V_1 = 10 \text{ mV},$	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B ₁ , See Figure 3	−55°C		44°					
		OL - 20 pr ,	occ rigule 5	125°C		36°								

OPERATING CHARACTERISTICS

at specified free-air temperature, $V_{DD} = 10 \text{ V}$

	PARAMETER	TEST	CONDITIONS	TA		C27M4M C27M9M		UNIT					
					MIN	TYP	MAX						
				25°C		0.62							
			$R_L = 100 \text{ k}\Omega,$ $C_L = 20 \text{ pF},$ See Figure 1 $V_{IPP} = 1 \text{ V}$ $V_{IPP} = 5.5 \text{ V}$	–55°C		0.81							
SR	Clay rate at unity gain	$R_L = 100 \text{ k}\Omega$		125°C		0.38		1////					
SK	Slew rate at unity gain	See Figure 1		25°C		0.56		V/µs					
				–55°C		0.73		7					
				125°C		0.35							
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω	25°C		32		nV/√ Hz					
		$V_{O} = V_{OH},$							25°C		35		
B _{OM}	Maximum output-swing bandwidth		$V_{\rm O} = V_{\rm OH},$ $C_{\rm L} = 20~{\rm pF},$ $R_{\rm L} = 100~{\rm k}\Omega,$ See Figure 1	−55°C		50		kHz					
	bandwidth	TKL = 100 K22,		125°C		20							
			C _L = 20 pF	25°C		635							
B ₁	Unity-gain bandwidth	See Figure 3		−55°C		960		kHz					
			,	See Figure 3	125°C		440						
		$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$		25°C		43°							
ϕ_{m}	Phase margin		f = B ₁ , See Figure 3	–55°C		47°							
		OL - 20 pi ,		125°C		39°							



at specified free-air temperature, $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

DADAMETED		TEST CONDITIONS		TLC27M4Y			UNIT
	PARAMETER	1531	CONDITIONS	MIN TYP MAX		UNII	
		$R_L = 100 \text{ k}\Omega$	$V_{IPP} = 1 V$		0.43		
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1	V _{IPP} = 2.5 V		0.40		V/µs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω		32		nV/√ Hz
B _{OM}	Maximum output-swing bandwidth	$V_O = V_{OH},$ $R_L = 100 \text{ k}\Omega,$	C _L = 20 pF, See Figure 1		55		kHz
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF		525		kHz
φ _m	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3		40°		

OPERATING CHARACTERISTICS

at specified free-air temperature, $V_{DD} = 10 \text{ V}$, $T_A = 25^{\circ}\text{C}$

DADAMETED		TEST CONDITIONS		TLC27M4Y			UNIT
	PARAMETER	1531	CONDITIONS	MIN TYP MAX		UNIT	
		$R_L = 100 \text{ k}\Omega,$	V _{IPP} = 1 V		0.62		
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1	$V_{IPP} = 5.5 V$		0.56		V/µs
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω		32		nV/√ Hz
B _{OM}	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ $R_{L} = 100 \text{ k}\Omega,$	$C_L = 20 \text{ pF},$ See Figure 1		35		kHz
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF		635		kHz
φ _m	Phase margin	$V_I = 10 \text{ mV},$ $C_L = 20 \text{ pF},$	f = B ₁ , See Figure 3		43°		



PARAMETER MEASUREMENT INFORMATION

Single-Supply versus Split-Supply Test Circuits

Because the TLC27M4 and TLC27M9 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 1. Unity-Gain Amplifier




Figure 2. Noise-Test Circuit




Figure 3. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION (continued)

Input Bias Current

Because of the high input impedance of the TLC27M4 and TLC27M9 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution—many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current; the voltage drop across the series resistor is measured and the bias current is calculated. This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (J and N packages)

Low-Level Output Voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figure 14 through Figure 19 in the *Typical Characteristics* of this data sheet.

Input Offset Voltage Temperature Coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.



PARAMETER MEASUREMENT INFORMATION (continued)

Full-Power Response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output, while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



Figure 5. Full-Power-Response Output Signal

Test Time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.



Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	6, 7
α_{VIO}	Temperature coefficient of input offset voltage	Distribution	8, 9
V _{OH}	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
V_{OL}	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
A _{VD}	Differential voltage amplification	vs Supply voltage vs Free-air temperature Free vs Frequency	20 21 32, 33
I _{IB}	Input bias current	vs Free-air temperature	22
I _{IO}	Input offset current	vs Free-air temperature	22
V_{IC}	Common-mode input voltage	vs Supply voltage	23
I _{DD}	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	29
B ₁	Unity gain bandwidth	vs Free-air temperature Free vs Supply voltage	30 31
	Phase shift	vs Frequency	32, 33
Φm	Phase margin	vs Supply voltage vs Free-air temperature Free vs Load capacitance	34 35 36
Vn	Equivalent input noise voltage	vs Frequency	37


DISTRIBUTION OF TLC27M4

INPUT OFFSET VOLTAGE




TYPICAL CHARACTERISTICS


60




10 5

Percentage of Units – %













Figure 9.







(1) Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


Figure 12.


Figure 13.






















LARGE-SIGNAL








INPUT BIAS CURRENT AND INPUT OFFSET CURRENT



NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

Figure 22.



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT






Figure 23.








(1) Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


Figure 28.

Figure 29.







LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT







LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT












EQUIVALENT INPUT NOISE VOLTAGE





APPLICATION INFORMATION

Single-Supply Operation

While the TLC27M4 and TLC27M9 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27M4 and TLC27M9 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27M4 and TLC27M9 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.




Figure 38. Inverting Amplifier With Voltage Reference




Figure 39. Common Versus Separate Supply Rails



Input Characteristics

The TLC27M4 and TLC27M9 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.5$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27M4 and TLC27M9 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27M4 and TLC27M9 are well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the *Parameter Measurement Information* section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

Unused amplifiers should be connected as unity-gain followers to avoid possible oscillation.

Noise Performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27M4 and TLC27M9 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.




Figure 40. Guard-Ring Schemes



Output Characteristics

The output stage of the TLC27M4 and TLC27M9 is designed to sink and source relatively high amounts of current (see *typical characteristics*). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC27M4 and TLC27M9 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.




Figure 41. Effect of Capacitive Loads and Test Circuit

Although the TLC27M4 and TLC27M9 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (RP) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of RP, a voltage offset from 0 V at the output occurs. Second, pullup resistor RP acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

www.ti.com




Figure 42. Resistive Pullup to Increase VoH

Figure 43. Compensation for Input Capacitance

Feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

Electrostatic Discharge Protection

The TLC27M4 and TLC27M9 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature-dependent and have the characteristics of a reverse-biased diode.

Latch-Up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27M4 and TLC27M9 inputs and outputs were designed to withstand —100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground; it can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.






Figure 44. Wien Oscillator







Figure 45. Precision Low-Current Sink



NOTE A: Low to medium impedance dynamic mike

Figure 46. Microphone Preamplifier




Figure 47. Photo-Diode Amplifier With Ambient Light Rejection






Figure 48. Low-Power Voltage Regulator




Figure 49. Single-Rail AC Amplifier





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TLC27M4ACD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	27M4AC	Sampl
TLC27M4ACDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	27M4AC	Sampl
TLC27M4ACDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	27M4AC	Sampl
TLC27M4ACDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	27M4AC	Sampl
TLC27M4ACN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TLC27M4ACN	Sampl
TLC27M4ACNE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TLC27M4ACN	Sampl
TLC27M4AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	27M4AI	Sampl
TLC27M4AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85		27M4AI	Samp
TLC27M4AIN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type -40 to 85		TLC27M4AIN	Samp
TLC27M4AINE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	TLC27M4AIN	Samp
TLC27M4BCD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	27M4BC	Sampl
TLC27M4BCDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	27M4BC	Samp
TLC27M4BCDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	27M4BC	Samp
TLC27M4BCN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type 0 to 70		TLC27M4BCN	Samp
TLC27M4BID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM -40 to 85 27		27M4BI	Samp
TLC27M4BIDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	27M4BI	Samp
TLC27M4BIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	27M4BI	Samp





www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC27M4BIN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	TLC27M4BIN	Samples
TLC27M4CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC27M4C	Samples
TLC27M4CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC27M4C	Samples
TLC27M4CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC27M4C	Samples
TLC27M4CN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TLC27M4CN	Samples
TLC27M4CNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC27M4	Samples
TLC27M4CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	P27M4	Samples
TLC27M4ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC27M4I	Samples
TLC27M4IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC27M4I	Samples
TLC27M4IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC27M4I	Samples
TLC27M4IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC27M4I	Samples
TLC27M4IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	TLC27M4IN	Samples
TLC27M4IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	P27M4I	Samples
TLC27M4IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	P27M4I	Samples
TLC27M9CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM 0 to 70		TLC27M9C	Samples
TLC27M9CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC27M9C	Samples
TLC27M9CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC27M9C	Samples
TLC27M9CN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TLC27M9CN	Samples



PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC27M9ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC27M9I	Samples
TLC27M9IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC27M9I	Samples
TLC27M9IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC27M9I	Samples
TLC27M9IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	TLC27M9IN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Feb-2020

n no event shall TI's liability arisir	ng out of such information exceed the total	purchase price of the TI part(s) a	at issue in this document sold by	/ TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC27M4ACDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27M4AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27M4BCDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27M4BIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27M4CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27M4CNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TLC27M4CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC27M4IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27M4IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC27M9CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27M9IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC27M4ACDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC27M4AIDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC27M4BCDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC27M4BIDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC27M4CDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC27M4CNSR	SO	NS	14	2000	367.0	367.0	38.0
TLC27M4CPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLC27M4IDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC27M4IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLC27M9CDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC27M9IDR	SOIC	D	14	2500	350.0	350.0	43.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated