## ACPL-P480 and ACPL-W480 <br> High CMR Intelligent Power Module and Gate Drive Interface Optocoupler

## Description

The Broadcom ${ }^{\circledR}$ high-speed ACPL-P480/W480 optocoupler contains a GaAsP LED, a photo detector, and a Schmitt trigger that eliminates the requirement for external waveform conditioning circuits. The totem pole output eliminates the need for a pull-up resistor and allows for a direct-drive Intelligent Power Module or gate drive. Propagation delay difference between devices has been minimized to maximize inverter efficiency through reduced switching dead time.

## Applications

- IPM interface isolation
- Isolated IGBT/MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters
- General digital iksolation


## Functional Diagram



NOTE: A $0.1-\mu \mathrm{F}$ bypass capacitor must be connected between pins 4 and 6.
Truth Table (Non-Inverting Logic)

| LED | vo |
| :---: | :---: |
| ON | HIGH |
| OFF | LOW |

## Features

- Performance specified for common IPM applications over industrial temperature range
- Short maximum propagation delays
- Minimized pulse width distortion (PWD)
- Very high common mode rejection (CMR)
- Hysteresis
- Totem pole output (no pull-up resistor required)
- Available in stretched SO-6 package
- Package clearance/creepage at 8 mm (ACPL-W480)
- Safety approvals:
- UL recognized with $3750 \mathrm{~V}_{\mathrm{RMS}}$ for 1 minute $\left(5000 \mathrm{~V}_{\text {RMS }}\right.$ for 1 minute for all ACPL-W480 devices and Option 020 device for ACPL-P480) per UL1577
- CSA approved
- IEC/EN/DIN EN 60747-5-5 approved with $V_{\text {IORM }}=$ $891 \mathrm{~V}_{\text {peak }}$ for ACPL-P480 and $\mathrm{V}_{\text {IORM }}=1140 \mathrm{~V}_{\text {peak }}$ for ACPL-W480


## Specifications

- Wide operating temperature range: $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
- Maximum propagation delay $t_{\text {PHL }} / \mathrm{t}_{\mathrm{PLH}}=350 \mathrm{~ns}$
- Maximum pulse width distortion (PWD) $=250 \mathrm{~ns}$
- Propagation delay difference: minimum -100 ns, maximum - 250 ns
- Wide operating $\mathrm{V}_{\mathrm{CC}}$ range: 4.5 V to 20 V
- $20 \mathrm{kV} / \mu \mathrm{s}$ minimum common mode rejection (CMR) at $V_{C M}=1000 \mathrm{~V}$

CAUTION! It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## Ordering Information

ACPL-P480 is UL Recognized with $3750 V_{\text {RMS }}$ for 1 minute and ACPL-W480 is UL Recognized with $5000 \mathrm{~V}_{\text {RMs }}$ for 1 minute per UL1577. Both are approved under CSA Component Acceptance Notice \#5, File CA 88324.

| Part Number | Option | Package | Surface Mount | Tape and Reel | $\begin{aligned} & \text { IEC/EN/DIN EN } \\ & 60747-5-5 \end{aligned}$ | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RoHS Compliant |  |  |  |  |  |
| ACPL-P480 | -000E | $\begin{gathered} 7 \mathrm{~mm} \text { Stretched } \\ \text { SO-6 } \end{gathered}$ | X |  |  | 100 per tube |
|  | -500E |  | X | X |  | 1000 per tube |
|  | -020E |  | X |  |  | 100 per tube |
|  | -520E |  | X | X |  | 1000 per tube |
|  | -060E |  | X |  | X | 100 per tube |
|  | -560E |  | X | X | X | 1000 per tube |
| ACPL-W480 | -000E | 8 mm Stretched SO-6 | X |  |  | 100 per tube |
|  | -500E |  | X | X |  | 1000 per tube |
|  | -060E |  | X |  | X | 100 per tube |
|  | -560E |  | X | X | X | 1000 per tube |

To order, choose a part number from the part number column and combine with the desired option from the option column to form an ordering part number.

## Example 1:

ACPL-P480-560E to order product of Stretched SO-6 package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

## Example 2:

ACPL-P480-000E to order product of Stretched SO-6 package in tube packaging and RoHS compliant.
Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

## Solder Reflow Profile

The recommended reflow profile is per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.

## Regulatory Information

The ACPL-P480 and ACPL-W480 are approved by the following organizations:

- IEC/EN/DIN EN 60747-5-5 (Option 060 only):
- IEC 60747-5-5: 2007
- EN 60747-5-5: 2011
- DIN EN 60747-5-5 (VDE 0884-5): 2011-11
- UL:
- ACPL-P480: Approval under UL 1577, component recognition program up to $\mathrm{V}_{\mathrm{ISO}}=3750 \mathrm{~V}_{\text {RMs }}$. File E55361.
- ACPL-W480 and ACPL-P480 (option 020): Approval under UL 1577, component recognition program up to $\mathrm{V}_{\text {ISO }}=$ $5000 \mathrm{~V}_{\text {RMs }}$. File E55361.
- CSA: Approval under CSA Component Acceptance Notice \#5, File CA 88324.


## Package Outline Drawings

## ACPL-P480 Stretched SO-6 Package ( 7 mm Clearance)



## ACPL-W480 Stretched SO-6 Package ( 8 mm Clearance)



## IECIEN/DIN EN 60747-5-5 Insulation Characteristics (Option 060)

| Description | Symbol | ACPL-P480 | ACPL-W480 | Units |
| :---: | :---: | :---: | :---: | :---: |
| ```Installation Classification per DIN VDE 0110/39, Table 1 for rated mains voltage }\leq150\mp@subsup{V}{\textrm{RMS}}{ for rated mains voltage }\leq300\mp@subsup{V}{\textrm{RMS}}{ for rated mains voltage }\leq600\mp@subsup{V}{\mathrm{ RMS}}{``` |  | $\begin{aligned} & \text { I- IV } \\ & \text { I - IV } \\ & \text { I III } \end{aligned}$ | $\begin{aligned} & I-I V \\ & I-I V \\ & I-I V \end{aligned}$ |  |
| Climatic Classification | 55/100/21 |  |  |  |
| Pollution Degree (DIN VDE 0110/39) | 2 |  |  |  |
| Maximum Working Insulation Voltage | $V_{\text {IORM }}$ | 891 | 1140 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, Method $\mathrm{b}^{\mathrm{a}}$ $V_{\text {IORM }} \times 1.875=V_{P R}, 100 \%$ Production Test with $t_{m}=1$ sec, Partial Discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1670 | 2137 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, Method $\mathrm{a}^{\mathrm{a}}$ <br> $V_{\text {IORM }} \times 1.6=V_{P R}$, Type and Sample Test, $t_{m}=10 \mathrm{~s}$, <br> Partial Discharge $<5 \mathrm{pC}$ | $V_{P R}$ | 1426 | 1824 | $V_{\text {peak }}$ |
| Highest Allowable Overvoltage (Transient Overvoltage $\mathrm{t}_{\mathrm{ini}}=60 \mathrm{~s}$ ) | $V_{\text {IOTM }}$ | 6000 | 8000 | $V_{\text {peak }}$ |
| Safety-limiting Values - maximum values allowed in the event of a failure |  |  |  |  |
| Case Temperature | $\mathrm{T}_{S}$ | 175 |  | ${ }^{\circ} \mathrm{C}$ |
| Input Current | $\mathrm{I}_{\text {S, INPUT }}$ | 230 |  | mA |
| Output Power | $\mathrm{P}_{\text {S, OUTPUT }}$ | 600 |  | mW |
| Insulation Resistance at $\mathrm{T}_{\mathrm{S}}, \mathrm{V}_{1 \mathrm{O}}=500 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{S}}$ | $>10^{9}$ |  | $\Omega$ |

a. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under the Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5), for a detailed description of Method a and Method b partial discharge test profiles.

## Insulation and Safety Related Specifications

| Parameter | Symbol | ACPL-P480 | ACPL-W480 | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Minimum External Air Gap <br> (External Clearance) | $\mathrm{L}(101)$ | 7.0 | 8.0 | mm | Measured from input terminals to output <br> terminals, shortest distance through air. |
| Minimum External Tracking <br> (External Creepage) | $\mathrm{L}(102)$ | 8.0 | 8.0 | mm | Measured from input terminals to output <br> terminals, shortest distance path along body. |
| Minimum Internal Plastic Gap <br> (Internal Clearance) |  | 0.08 | mm | Through insulation distance conductor to <br> conductor, usually the straight line distance <br> thickness between the emitter and detector. |  |
| Minimum Internal Tracking <br> (Internal Creepage) |  | $\mathrm{N} / \mathrm{A}$ | mm | Measured from input terminals to output <br> terminals, along internal cavity. |  |
| Tracking Resistance <br> (Comparative Tracking Index) | CTI | $>175$ | VIN IEC 112/VDE 0303 Part 1. |  |  |

## UL 1577 Specification Sheet

| Model | Package Type | Current, mA |  | Power, mW |  | Isolation Voltage $1 \mathrm{~min}, \mathrm{~V}_{\mathrm{RMS}}$ | Maximum Operating Temperature, ${ }^{\circ} \mathrm{C}$ | Maximum Junction Temperature, ${ }^{\circ} \mathrm{C}$ | Maximum Storage Temperature, ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Emitter | Sensor | Emitter | Sensor |  |  |  |  |
| P480 | 3 | 10 | 25 | 15 | 560 | 5000 | 110 | 125 | 125 |

## Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +100 | ${ }^{\circ} \mathrm{C}$ |
| Average Input Current | $\mathrm{I}_{\mathrm{F}(\mathrm{AVG})}$ | - | 10 | mA |
| Peak Transient Input Current <br> $(<1 \mu$ s pulse width, 300 pps$)$ <br> $(<200 ~ \mu$ s pulse width, $<1 \%$ duty cycle) | $\mathrm{I}_{\mathrm{F}(\text { TRAN })}$ |  |  |  |
| Reverse Input Voltage |  | - | 1.0 | A |
| Average Output Current | $\mathrm{V}_{\mathrm{R}}$ | - | 50 | mA |
| Supply Voltage | $\mathrm{I}_{\mathrm{O}}$ | - | 25 | V |
| Output Voltage | $\mathrm{V}_{\mathrm{CC}}$ | - | 25 | mA |
| Total Package Power Dissipation ${ }^{\mathrm{a}}$ | $\mathrm{V}_{\mathrm{O}}$ | -0.5 | C | C |

a. Derate total package power dissipation, PT , linearly above $70^{\circ} \mathrm{C}$ free-air temperature at a rate of $4.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 20 | V |  |
| Forward Input Current (ON) | $\mathrm{I}_{\mathrm{F}(\mathrm{ON})}$ | 6 | 10 | mA |  |
| Forward Input Voltage (OFF) | $\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}$ | - | 0.8 | V |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +100 | ${ }^{\circ} \mathrm{C}$ |  |

## Electrical Specifications

Over recommended operating conditions $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+4.5 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=6 \mathrm{~mA}$ to $10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=0 \mathrm{~V}$ to 0.8 V , unless otherwise specified. All typicals at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Figure | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Low Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.5 | V | $\mathrm{IOL}=6.4 \mathrm{~mA}$ | 1, 3, 9, 10 |  |
| Logic High Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 1.1 \end{gathered}$ | - | V | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ | $\begin{gathered} 2,3,7,9, \\ 10 \end{gathered}$ |  |
| ACPL-P480 |  | 2.7 |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ |  |  |
| ACPL-W480 |  | 2.7 |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ |  |  |
| Threshold Input Current Low to High |  | - | 2.2 | 5.5 | mA |  |  |  |
| Output Leakage Current$\left(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)$ | IOHH | - | - | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}$ |  |  |
|  |  | - | - | 500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}$ |  |  |
| Logic Low Supply Current | $\mathrm{I}_{\mathrm{CCL}}$ | - | 1.9 | 3.0 | mA | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=$ Open |  |  |
|  |  | - | 2.0 | 3.0 | mA | $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=$ Open |  |  |
| Logic High Supply Current | $\mathrm{I}_{\mathrm{CCH}}$ | - | 1.5 | 2.5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{O}}=\text { Open } \end{aligned}$ |  |  |
|  |  | - | 1.6 | 2.5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{O}}=\text { Open } \end{aligned}$ |  |  |
| Logic Low Short Circuit Output Current | IOSL | 25 | - | - | mA | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}$ |  | a |
|  |  | 50 | - | - | mA | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}$ |  |  |
| Logic High Short Circuit Output Current | IOSH | - | - | -25 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{O}}=\text { Open } \end{aligned}$ |  | a |
|  |  | - | - | -50 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{O}}=\text { Open } \end{aligned}$ |  |  |
| Input Forward Voltage | $V_{F}$ | - | 1.5 | 1.7 | V | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}}=6 \mathrm{~mA}$ | 4 |  |
|  |  | - | - | 1.85 | V | $\mathrm{I}_{\mathrm{F}}=6 \mathrm{~mA}$ |  |  |
| Input Reverse Breakdown Voltage | $B V_{R}$ | 5 | - | - | V | $\mathrm{I}_{\mathrm{R}}=10 \mu \mathrm{~A}$ |  |  |
| Input Diode Temperature Coefficient | $\Delta \mathrm{V}_{\mathrm{F}} / \Delta \mathrm{T}_{\mathrm{A}}$ | - | 1.7 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{F}}=6 \mathrm{~mA}$ |  |  |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | - | 60 | - | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}$ |  | b |

a. Duration of output short circuit time should not exceed 10 ms .
b. Input capacitance is measured between pin 1 and pin 3 .

## Switching Specifications

Over recommended operating conditions $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+4.5 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=6 \mathrm{~mA}$ to $10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=0 \mathrm{~V}$ to 0.8 V , unless otherwise specified. All typicals at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Figure | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to Logic Low Output Level | $\mathrm{t}_{\text {PHL }}$ | - | 150 | 350 | ns | with Peaking Capacitor | 5, 6 | a |
| Propagation Delay Time to Logic High Output Level | $\mathrm{t}_{\text {PLH }}$ | - | 110 | 350 | ns | with Peaking Capacitor | 5,6 | a |
| Pulse Width Distortion | $\mid \mathrm{t}_{\text {PHL }}-\mathrm{t}_{\text {PLLH }}=$ PWD | - | - | 250 | ns |  |  | b |
| Propagation Delay Difference Between Any Two Parts | PDD | -100 | - | +250 | ns |  |  | c |
| Output Rise Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{r}}$ | - | 16 | - | ns |  | 5, 8 |  |
| Output Fall Time (90\% to 10\%) | $\mathrm{t}_{\mathrm{f}}$ | - | 20 | - | ns |  | 5, 8 |  |
| Logic High Common Mode Transient Immunity | \|CM ${ }_{\text {H }}$ | 20 | - | - | kV/ $/$ s | $\begin{aligned} & \left\|\mathrm{V}_{\mathrm{CM}}\right\|=1000 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=6.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 11 | d |
| Logic Low Common Mode Transient Immunity | \|CML| | 20 | - | - | kV/us | $\begin{aligned} & \left\|\mathrm{V}_{\mathrm{CM}}\right\|=1000 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 11 | d |

a. The $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The $t_{P H L}$ propagation delay is measured from the $50 \%$ point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.
b. Pulse Width Distortion (PWD) is defined as $\left|t_{P H L}-t_{P L H}\right|$ for any given device.
c. The difference between $t_{\text {PLH }}$ and $t_{\text {PHL }}$ between any two devices under the same test condition.
d. $\mathrm{CM}_{\mathrm{H}}$ is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, $\mathrm{V}_{\mathrm{O}}>2.0 \mathrm{~V}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, $\mathrm{V}_{\mathrm{O}}<0.8 \mathrm{~V}$.

## Package Characteristics

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Figure | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| Input-Output Momentary <br> Withstand Voltage | $\mathrm{V}_{\mathrm{ISO}}$ | $3750^{\mathrm{b}}$ <br> $5000^{\mathrm{a}}$ |  |  | $\mathrm{V}_{\mathrm{RMS}}$ | $\mathrm{RH}<50 \%, \mathrm{t}=1 \mathrm{~min}$. <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{d}, \mathrm{e}$ |
| Input-Output Resistance | $\mathrm{R}_{\mathrm{I}-\mathrm{O}}$ |  | $10^{12}$ |  |  | $\mathrm{~V}_{\mathrm{I}-\mathrm{O}}=500 \mathrm{~V}_{\mathrm{DC}}$ |  | d |
| Input-Output Capacitance | $\mathrm{C}_{\mathrm{I}-\mathrm{O}}$ |  | 0.6 |  |  | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{I}-\mathrm{O}}=0 \mathrm{~V}_{\mathrm{DC}}$ |  | $\mathrm{d}, \mathrm{f}$ |

a. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable).
b. For all ACPL-P480 devices except Option 020.
c. For ACPL-W480 and Option 020 of ACPL-P480).
d. The device is considered a two-terminal device: pins 1,2 , and 3 shorted together and pins 4,5 , and 6 shorted together.
e. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $4500 V_{\text {RMS }}$ for one second (leakage detection current limit, $\mathrm{I}_{-\mathrm{O}} \leq 5 \mu \mathrm{~A}$ ); each optocoupler with option 020 is proof tested by applying an insulation test voltage. $6000 \mathrm{~V}_{\mathrm{RMS}}$ for 1 second (leakage detection current limit, $\mathrm{I}_{\mathrm{I}-\mathrm{O}} \leq 5 \mu \mathrm{~A}$ ). This test is performed before the $100 \%$ production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.
f. Use of a $0.1 \mu \mathrm{~F}$ bypass capacitor connected between pins 4 and 6 is recommended.

Figure 1: Typical Logic Low Output Voltage vs. Temperature


Figure 3: Typical Output Voltage vs. Forward Input Current


Figure 2: Typical Logic High Output Current vs. Temperature


Figure 4: Typical Input Diode Forward Characteristic


Figure 5: Test Circuit for $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{r}}$, and $\mathrm{t}_{\mathrm{f}}$


THE PROBE AND JIG CAPACITANCES
ARE INCLUDED IN $\mathrm{C}_{1}$ AND $\mathrm{C}_{2}$.

| $\mathrm{R}_{1}$ | $580 \Omega$ | $330 \Omega$ |
| :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{F}(\mathrm{ON})}$ | 6 mA | 10 mA |

ALL DIODES ARE 1N916 OR 1 N3064.


Figure 6: Typical Propagation Delays vs. Temperature


Figure 8: Typical Propagation Delay vs. Supply Voltage


Figure 7: Typical Logic High Output Voltage vs. Supply Voltage


Figure 9: $\mathrm{V}_{\mathrm{OH}}$ vs. $\mathrm{I}_{\mathrm{OH}}$ Across Temperatures


Figure 10: $\mathrm{V}_{\mathrm{OL}}$ vs. $\mathrm{I}_{\mathrm{OL}}$ Across Temperatures


Figure 11: Test Circuit for Common Mode Transient Immunity and Typical Waveforms


Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU.

Copyright © 2017-2020 Broadcom. All Rights Reserved.
The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.
Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

