Octal D-type flip-flop with reset; positive-edge trigger Rev. 4 — 23 September 2020 Product data sheet

### 1. General description

The 74AHC273; 74AHCT273 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC273; 74AHCT273 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset ( $\overline{MR}$ ) inputs, load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop. All outputs will be forced LOW, independent of clock or data inputs, by a LOW on the  $\overline{MR}$  input.

The device is useful for applications where only the true output is required and the clock and master reset are common to all storage elements.

### 2. Features

- · Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V<sub>CC</sub>
- Ideal buffer for MOS microcontroller or memory
- Common clock and master reset
- Input levels:
  - For 74AHC273: CMOS level
  - For 74AHCT273: TTL level
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


### 3. Ordering information

#### Table 1. Ordering information


Type number	Package	Package								
	Temperature range	Name	Description	Version						
74AHC273D	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads;	SOT163-1						
74AHCT273D			body width 7.5 mm							
74AHC273PW	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1						
74AHCT273PW			body width 4.4 mm							
74AHC273BQ	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced	SOT764-1						
74AHCT273BQ			very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm							

# ne<mark>x</mark>peria


### 4. Functional diagram



### Octal D-type flip-flop with reset; positive-edge trigger



### 5. Pinning information



### 5.1. Pinning

### 5.2. Pin description

Table 2. Pin description		
Symbol	Pin	Description
MR	1	master reset input (active LOW)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	2, 5, 6, 9, 12, 15, 16, 19	flip-flop output
D0, D1, D2, D3, D4, D5, D6, D7	3, 4, 7, 8, 13, 14, 17, 18	data input
GND	10	ground (0 V)
СР	11	clock input (LOW-to-HIGH edge-triggered)
V <sub>CC</sub>	20	supply voltage

74AHC\_AHCT273

### 6. Functional description

#### Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;

 $\uparrow$  = LOW-to-HIGH; X = don't care.

Operating mode	Control		Input	Output
	MR	СР	Dn	Qn
Reset (clear)	L	Х	Х	L
Load '1'	Н	1	h	Н
Load '0'	Н	1	I	L

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7.0	V
VI	input voltage			-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V	[1]	-20	-	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-20	+20	mA
I <sub>O</sub>	output current	$V_{O}$ = -0.5 V to (V <sub>CC</sub> + 0.5 V)		-25	+25	mA
I <sub>CC</sub>	supply current			-	+75	mA
I <sub>GND</sub>	ground current			-75	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb}$ = -40 °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT163-1 (SO20) package: P<sub>tot</sub> derates linearly with 12.3 mW/K above 109 °C.

For SOT360-1 (TSSOP20) package: Ptot derates linearly with 10.0 mW/K above 100 °C.

For SOT764-1 (DHVQFN20) package: Ptot derates linearly with 12.9 mW/K above 111 °C.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AHC273			74	4AHCT27	73	Unit
			Min	Тур	Max	Min	Тур	Мах	
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and	V <sub>CC</sub> = 3.3 V ± 0.3 V	-	-	100	-	-	-	ns/V
	fall rate	V <sub>CC</sub> = 5.0 V ± 0.5 V	-	-	20	-	-	20	ns/V

### 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
74AHC2	73	-	1							
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 3.0 V	2.58	-	-	2.48	-	2.40	-	V
		I <sub>O</sub> = -8.0 mA; V <sub>CC</sub> = 4.5 V	3.94	-	-	3.80	-	3.70	-	V
V <sub>OL</sub>	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 3.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I <sub>O</sub> = 8.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	4.0	-	40	-	80	μA
CI	input capacitance		-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Мах	Min	Мах	Min	Max	1
74AHCT	273	1								
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -50 μA	4.4	-	-	4.4	-	4.4	-	V
	I <sub>O</sub> = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V	
V <sub>OL</sub>	OL LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
l	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	4.0	-	40	-	80	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$ ; other pins at $V_{CC}$ or GND; $I_O = 0 A$ ; $V_{CC} = 4.5 V$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance		-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF

### Octal D-type flip-flop with reset; positive-edge trigger

# **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 10.

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Мах	Min	Max	Min	Max	
74AHC2	73	1		1						
t <sub>pd</sub>	propagation	CP to Qn; see Fig. 7 [2]								
	delay	V <sub>CC</sub> = 3.0 V to 3.6 V								
		C <sub>L</sub> = 15 pF	-	6.0	13.6	1.0	16.0	1.0	17.0	ns
		C <sub>L</sub> = 50 pF	-	8.6	17.1	1.0	19.5	1.0	21.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	4.2	9	1.0	10.5	1.0	11.5	ns
		C <sub>L</sub> = 50 pF	-	6.0	11.0	1.0	12.5	1.0	14.0	ns
		MR to Qn; see Fig. 8 [3]								
		V <sub>CC</sub> = 3.0 V to 3.6 V								
		C <sub>L</sub> = 15 pF	-	5.1	13.6	1.0	16.0	1.0	17.0	ns
		C <sub>L</sub> = 50 pF	-	7.3	17.1	1.0	19.5	1.0	21.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	3.7	8.5	1.0	10.0	1.0	11.0	ns
		C <sub>L</sub> = 50 pF	-	5.3	10.5	1.0	12.0	1.0	13.5	ns

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	1
f <sub>max</sub>	maximum	see <u>Fig. 7</u>								
	frequency	V <sub>CC</sub> = 3.0 V to 3.6 V								
		C <sub>L</sub> = 15 pF	75	120	-	65	-	65	-	MHz
		C <sub>L</sub> = 50 pF	50	75	-	45	-	45	-	MHz
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	120	165	-	100	-	100	-	MHz
		C <sub>L</sub> = 50 pF	80	110	-	70	-	70	-	MHz
t <sub>W</sub>	pulse width	CP HIGH or LOW; see <u>Fig. 7</u>								
		V <sub>CC</sub> = 3.0 V to 3.6 V	5.0	-	-	6.5	-	6.5	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
		MR LOW; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 3.0 V to 3.6 V	5.0	-	-	6.0	-	6.0	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
t <sub>su</sub>	set-up time	Dn to CP; see <u>Fig. 9</u>								
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.0	-	-	3.0	-	3.0	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	3.0	-	-	3.0	-	3.0	-	ns
t <sub>h</sub>	hold time	Dn to CP; see <u>Fig. 9</u>								
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	-	-	1.0	-	1.0	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	1.0	-	-	1.0	-	1.0	-	ns
t <sub>rec</sub>	recovery	MR to CP; see Fig. 8								
	time	V <sub>CC</sub> = 3.0 V to 3.6 V	2.5	-	-	2.5	-	2.5	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_i = \text{GND to } V_{\text{CC}}$ [4]	-	14	-	-	-	-	-	pF

### Octal D-type flip-flop with reset; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		-40 °C to	o +85 °C	-40 °C to	• +125 °C	Unit
			Min	Typ[1]	Max	Min	Мах	Min	Мах	
74AHCT	273; V <sub>CC</sub> = 4.	5 V to 5.5 V		1	<b></b>		1	I		
t <sub>pd</sub>	propagation	CP to Qn; see Fig. 7 [2]								
	delay	C <sub>L</sub> = 15 pF	-	4.0	7.5	1.0	8.8	1.0	9.5	ns
		C <sub>L</sub> = 50 pF	-	5.8	9.2	1.0	10.5	1.0	11.5	ns
		MR to Qn; see Fig. 8 [3]								
		C <sub>L</sub> = 15 pF	-	3.9	10.0	1.0	11.6	1.0	12.5	ns
		C <sub>L</sub> = 50 pF	-	5.6	11.0	1.0	12.6	1.0	14.0	ns
f <sub>max</sub>	max maximum	see <u>Fig. 7</u>								
	frequency	C <sub>L</sub> = 15 pF	75	120	-	65	-	65	-	MHz
		C <sub>L</sub> = 50 pF	50	75	-	45	-	45	-	MHz
t <sub>W</sub>	pulse width	CP HIGH or LOW; see <u>Fig. 7</u>	5.0	-	-	6.5	-	6.5	-	ns
		MR LOW; see <u>Fig. 8</u>	5.0	-	-	6.0	-	6.0	-	ns
t <sub>su</sub>	set-up time	Dn to CP; see <u>Fig. 9</u>	3.0	-	-	3.0	-	3.0	-	ns
t <sub>h</sub>	hold time	Dn to CP; see <u>Fig. 9</u>	1.0	-	-	1.0	-	1.0	-	ns
t <sub>rec</sub>	recovery time	MR to CP; see <u>Fig. 8</u>	2.5	-	-	2.5	-	2.5	-	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_i = \text{GND to } V_{\text{CC}}$ [4]	-	18	-	-	-	-	-	pF

#### Octal D-type flip-flop with reset; positive-edge trigger

[1] Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V and  $V_{CC}$  = 5.0 V).

 $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ . [2]

[3]

 $t_{pd}^{pd}$  is the same as  $t_{PHL}^{PHL}$  only. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in µW). [4]

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

### 10.1. Waveforms and test circuit




### Octal D-type flip-flop with reset; positive-edge trigger



Measurement points are given in <u>Table 8</u>.

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

### Fig. 8. Master reset pulse width, recovery time and propagation delay




The shaded areas indicate when the input is permitted to change for predictable output performance.  $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

### Fig. 9. Data set-up and hold times

#### Table 8. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC273	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>
74AHCT273	1.5 V	0.5 x V <sub>CC</sub>

### Octal D-type flip-flop with reset; positive-edge trigger



 $R_T$  = termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.


 $C_L$  = load capacitance including jig and probe capacitance.

### Fig. 10. Test circuit for measuring switching times

#### Table 9. Test data

Туре	Input I		Load	Test
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	
74AHC273	V <sub>CC</sub>	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>
74AHCT273	3.0 V	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>

### 11. Package outline



#### Fig. 11. Package outline SOT163-1 (SO20)

74AHC\_AHCT273

### Octal D-type flip-flop with reset; positive-edge trigger




Fig. 12. Package outline SOT360-1 (TSSOP20)

### Octal D-type flip-flop with reset; positive-edge trigger




Fig. 13. Package outline SOT764-1 (DHVQFN20)

# 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
MOS	Metal-Oxide Semiconductor

# 13. Revision history

Table 11. Revision history							
Document ID	Release date	Data sheet status	Change notice	Supersedes			
74AHC_AHCT273 v.4	20200923	Product data sheet	-	74AHC_AHCT273 v.3			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li><u>Section 2</u> updated.</li> <li><u>Table 4</u>: Derating values for P<sub>tot</sub> total power dissipation have been updated.</li> <li>Package outline drawing of SOT764-1 (Fig. 13) updated.</li> </ul>						
74AHC_AHCT273 v.3	20080513	Product data sheet	-	74AHC_AHCT273 v.2			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Table 6: the conditions for input leakage current have been changed.</li> </ul>						
74AHC_AHCT273 v.2	20030721	Product specification	-	74AHC_AHCT273 v.1			
74AHC_AHCT273 v.1	19990901	Product specification	-	-			

# 14. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

#### Octal D-type flip-flop with reset; positive-edge trigger

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# Contents

1. General description	1
2. Features	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	4
8. Recommended operating conditions	4
9. Static characteristics	5
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	8
11. Package outline	11
12. Abbreviations	14
13. Revision history	14
14. Legal information	15

© Nexperia B.V. 2020. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 23 September 2020

74AHC\_AHCT273