3A Ultra-Small Low Ron and Controlled Load Switch with Auto-Discharge Path

The NCV451 is a very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, due to a current consumption optimization with NMOS structure, leakage currents are eliminated by isolating connected IC on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output rail.

Proposed in a wide input voltage range from 0.75 V to 5.5 V, in a small DFNW6 2.2 x 2 mm, 0.65 pitch package.

Features

- 0.75 V 5.5 V Operating Range
- 21 m Ω N MOSFET from 3.6 V to 5.5 V
- 22 mΩ N MOSFET from 1 V to 3.3 V
- DC Current Up to 3 A
- Output Auto-Discharge
- Active High EN Pin
- DFNW6 2.2 x 2 mm, 0.65 pitch
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- ADAS System
- Camera Module
- Power Management



ON Semiconductor®

www.onsemi.com



DFNW6 CASE 507AF

MARKING DIAGRAM




4A = Specific Device Code

M = Date Code■ Pb-Free Package

(Note: Microdot may be in either location)

PINOUT DIAGRAM



ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 8 of this data sheet.





Figure 1. Typical Application Circuit

PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description
IN	4, 5	POWER	Load–switch input voltage; connect a 1 μF or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	1	POWER	Ground connection.
EN	6	INPUT	Enable input, logic high turns on power switch.
OUT	2, 3	OUTPUT	Load–switch output; connect a 1 μF ceramic capacitor from OUT to GND as close as possible to the IC is recommended.
EPAD	7	POWER	Exposed pad, connect to ground potential.

BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Rating	Value	Unit
IN, OUT, EN, Pins: (Note 1)	V _{EN,} V _{IN,} V _{OUT}	-0.3 to + 7.0	V
From IN to OUT Pins: Input/Output (Note 1)	$V_{IN,}V_{OUT}$	0 to + 7.0	V
Human Body Model (HBM) ESD Rating are (Notes 1 and 2)	ESD HBM	1.5	kV
Maximum Junction Temperature	TJ	-40 to + 125	°C
Storage Temperature Range	T _{STG}	-40 to + 150	°C
Moisture Sensitivity (Note 3)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. According to JEDEC standard JESD22-A108.
- This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±1.5 kV per JEDEC standard: JESD22-A114 for all pins.
- 3. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J–STD–020.

OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN}	Operational Power Supply		0.75		5.5	V
V _{EN}	Enable Voltage		0		5.5	V
T _A	Ambient Temperature Range		-40	25	+105	°C
TJ	Junction Temperature Range		-40	25	+125	°C
C _{IN}	Decoupling input capacitor		1			μF
C _{OUT}	Decoupling output capacitor		1			μF
$R_{\theta JA}$	Thermal Resistance Junction to Air	(Note 4)		122		°C/W
l _{OUT}	Maximum DC current				3	Α
P_{D}	Power Dissipation Rating (Note 5)			0.164		W

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Value based on 1s0p board with copper 650 mm² (or 1 in²) of 1 oz thickness and FR4 PCB substrate

- 5. The maximum power dissipation (P_D) is given by the following formula:

$$P_{D} = \frac{T_{JMAX} - T_{A}}{R_{\theta JA}}$$

ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J between $-40^{\circ}C$ to $+125^{\circ}C$ for V_{IN} between 0.75 V to 5.0 V (Unless otherwise noted). Typical values are referenced to $T_A = +25$ °C and $V_{IN} = 3.6$ V (Unless otherwise noted).

Symbol	Parameter		Conditions		Тур	Max	Unit
POWER SV	WITCH						
			I _{OUT} = 200 mA, T _A = 25°C		21	40	
		V _{IN} = 5 V	T _J = 125°C			50	
		V 0.0V	I _{OUT} = 200 mA, T _A = 25°C		21	40	
		$V_{IN} = 3.6 \text{ V}$	T _J = 125°C			50	
		V 22V	I _{OUT} = 200 mA, T _A = 25°C		21	40	
		V _{IN} = 3.3 V	T _J = 125°C			50	
D	Static drain-source on-state	V 2.5.V	I _{OUT} = 200 mA, T _A = 25°C		21	40	
R _{DS(on)}	resistance	$V_{IN} = 2.5 V$	T _J = 125°C			50	mΩ
		V 4.0.V	I _{OUT} = 200 mA, T _A = 25°C		21	40	
		V _{IN} = 1.8 V	T _J = 125°C			50	
		V 4.0V	I _{OUT} = 200 mA, T _A = 25°C		23	45	
		V _{IN} = 1.0 V	T _J = 125°C			55	
		V 0.75.V	I _{OUT} = 200 mA, T _A = 25°C		25	45	
		$V_{IN} = 0.75 V$	T _J = 125°C			55	
R _{DIS}	Output discharge path		EN = low		1.0	1.7	kΩ
V _{IH}	High-level input voltage			0.8			
V_{IL}	Low-level input voltage					0.4	V
I _{EN}	EN pin leakage current	V _{IN} = 3.6 V				0.1	μΑ
QUIESCEN	IT CURRENT						
Istd	Standby current	V _{IN} = 4.2 V	EN = low, No load, $T_A = -40^{\circ}\text{C}$ to 85°C		0.9	3	μА
lq	Quiescent current	V _{IN} = 3.6 V V _{IN} = 2.5 V V _{IN} = 1.8 V V _{IN} = 1.2 V V _{IN} = 1.0 V V _{IN} = 0.75 V	EN = high, No load (Note 6)		8	15	μΑ
TIMINGS							
T _{EN}	Enable time		R_L = 25 Ω, C_{OUT} = 1 μF		600		- μs
T_{R}	Output rise time	V _{IN} = 3.6 V	R_L = 25 Ω, C_{OUT} = 1 μF		800		
T _{ON}	ON time (T _{EN +} T _{R)}	(Note 7)	R_L = 25 Ω, C_{OUT} = 1 μF		1400		
T _F	Output fall time		R_L = 25 Ω , C_{OUT} = 1 μF		55		
TIMINGS							
T _{EN}	Enable time		R_L = 10 Ω, C_{OUT} = 0.1 μF		540		
T _R	Output rise time	V _{IN} = 3.6 V	R_L = 10 Ω, C_{OUT} = 0.1 μF		670		1 .
T _{ON}	ON time (T _{EN+} T _{R)}	(Note 7)	R_L = 10 Ω, C_{OUT} = 0.1 μF		1210		μS
T _F	Output fall time		R_L = 10 Ω, C_{OUT} = 0.1 μF		2.5		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Production tested at $V_{IN} = 3.6 \text{ V}$.

7. Parameters are guaranteed for C_{LOAD} and R_{LOAD} connected to the OUT pin with respect to the ground

TIMINGS




Figure 3. Enable, Rise and Fall Time

ELECTRICAL CURVES




Figure 4. R_{DS(on)} vs. V_{IN}, Low Load




Figure 5. R_{DS(on)} vs. V_{IN}, Low Load, Multi Junction Temperature




Figure 6. $R_{DS(on)}$ vs. Temperature, Multi V_{IN} Voltage




Figure 7. Standby Current (μA) vs. V_{IN} , Multi Junction Temperature




Figure 8. Quiescent Current (μA) vs. V_{IN}, Multi Junction Temperature




Figure 9. MOSFET Leakage Current (nA) vs. V_{IN}, Multi Junction Temperature

ELECTRICAL CURVES




Figure 10. EN Pin Leakage vs. Junction Temperature

FUNCTIONAL DESCRIPTION

Overview

The NCV451 is a high side N channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a wide range of battery from 0.75 V to 5.5 V.

Enable Input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing N–MOSFET switch off.

The IN/OUT path is activated with a minimum of Vin of 0.75 V and EN forced to high level.

Auto Discharge

N-MOSFET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and $V_{IN} > 0.75 \text{ V}$.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at R_{DIS}.

C_{IN} and C_{OUT} Capacitors

IN and OUT, 1 μ F, at least, capacitors must be placed as close as possible the part to for stability improvement.

APPLICATION INFORMATION

Power Dissipation

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$P_D = R_{DS(on)} \times (I_{OUT})^2$$

 P_D = Power dissipation (W)

 $R_{DS(on)}$ = Power MOSFET on resistance (Ω)

 I_{OUT} = Output current (A)

 $T_J = P_D \times R_{\theta JA} + T_A$

 T_I = Junction temperature (°C)

 $R_{\theta JA}$ = Package thermal resistance (°C/W)

 T_A = Ambient temperature (°C)

PCB Recommendations

The NCV451 integrates an up to 3 A rated NMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $R_{\theta JA}$ of the package can be decreased, allowing higher power dissipation.

Routing example: 2 oz, 4 layers with vias across 2 internal inners.

ORDERING INFORMATION

Device	Marking	Option	Package	Shipping [†]
NCV451AMNWTBG	4A	Auto Discharge 1 kΩ	DFNW6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



DFNW6 2.0x2.2, 0.65P CASE 507AF **ISSUE O**

DATE 18 AUG 2017

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM THE TERMINAL TIP.
 COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.
- THIS DEVICE CONTAINS WETTABLE FLANK DESIGN FEATURE TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.80	0.85	0.90		
A1			0.05		
А3		0.20 REF			
A4	0.10				
b	0.20	0.25	0.30		
D	1.90	2.00	2.10		
D2	1.50	1.60	1.70		
Е	2.10	2.20	2.30		
E2	0.79	0.89	0.99		
е	0.65 BSC				
Κ	0.26 REF				
L	0.30	0.40	0.50		
L3	0.05 REF				

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

= Date Code M = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

В ALTERNATE CONSTRUCTION **DETAIL A** PIN ONE REFERENCE EXPOSED COPPER **TOP VIEW** PLATING **DETAIL B** 0.05 C ALTERNATE CONSTRUCTION **DETAIL B** С 0.05 C SEATING PLANE NOTE 4 C SIDE VIEW **PLATED** SURFACES DFTAIL A – D2 → **SECTION C-C**

RECOMMENDED SOLDERING FOOTPRINT*

 \oplus


С 0.10

0.05 С NOTE 3

A B

е

BOTTOM VIEW



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER: 98AON73486G		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFNW6 2.0X2.2, 0.65P		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative