

CMOS Analog Multiplexers/Demultiplexers

High-Voltage Types (20-Volt Rating)

- XL4067 – Single 16-Channel Multiplexer/Demultiplexer
- XD4067 – Differential 8-Channel Multiplexer/Demultiplexer

■ XL4067 and XD4067 CMOS analog multiplexers/demultiplexers* are digitally controlled analog switches having low ON resistance, low OFF leakage current, and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.

The XL4067 is a 16-channel multiplexer with four binary control inputs, A,B,C,D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

The XL4067 is a differential 8-channel multiplexer having three binary control inputs A, B, C, and an inhibit input. The inputs permit selection of one of eight pairs of switches.

A logic "1" present at the inhibit input turns all channels off.

The XL4067 and XD4067 types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

*When these devices are used as demultiplexers, the channel in/out terminals are the outputs and the common out/in terminals are the inputs.

Recommended Operating Conditions at $T_A = 25^\circ\text{C}$ (Unless Otherwise Specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges. Values shown apply to all types except as noted.

Characteristic	Min.	Max.	Units
Supply-Voltage Range ($T_A = \text{Full Package-Temp. Range}$)	3	18	V
Multiplexer Switch Input Current Capability	—	25	mA
Output Load Resistance	100	—	Ω

NOTE:

In certain applications, the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from R_{ON} values shown in ELECTRICAL CHARACTERISTICS CHART). No V_{DD} current will flow through R_L if the switch current flows into terminal 1 on the XL4067; terminals 1 and 17 on the XD4067.

Features:

- Low ON resistance: 125 Ω (typ) over 15 Vp-p signal-input range for $V_{DD}-V_{SS}=15\text{V}$
- High OFF resistance: channel leakage of $\pm 10\text{pA}(\text{typ}) @ V_{DD}-V_{SS}=10\text{V}$
- Matched switch characteristics: $R_{ON}=5\Omega$ (typ) for $V_{DD}-V_{SS}=15\text{V}$
- Very low quiescent power dissipation under all digital-control input and supply conditions: 0.2 $\mu\text{W}(\text{typ}) @ V_{DD}-V_{SS}=10\text{V}$
- Binary address decoding on chip
- 5-V, 10-V and 15-V parametric ratings
- 100% tested for quiescent current at 20V
- Standardized symmetrical output characteristics
- Maximum input current of 1 μA at 18V over full package temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC tentative Standard NO.13B, "standard Specifications for Description of 'b' Series CMOS Devices"

Applications:

- Analog and digital multiplexing and demultiplexing
- A/D and D/A conversion
- Signal gating







Fig. 2 – XD4067 functional diagram.

XL4067 TRUTH TABLE

A	B	C	D	Inh	Selected Channel
X	X	X	X	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

XD4067 TRUTH TABLE

A	B	C	Inh	Selected Channel
X	X	X	1	None
0	0	0	0	0X, 0Y
1	0	0	0	1X, 1Y
0	1	0	0	2X, 2Y
1	1	0	0	3X, 3Y
0	0	1	0	4X, 4Y
1	0	1	0	5X, 5Y
0	1	1	0	6X, 6Y
1	1	1	0	7X, 7Y

XL4067 SOP24/XL4067-SS SSOP24 XD4067 DIP-24/XD14067 DIP-24

ELECTRICAL CHARACTERISTICS

CHARAC TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						Units		
	V_{IS} (V)	V_{SS} (V)	V_{DD} (V)	-55	-40	+85	+125	+25				
								Min.	Typ.	Max.		
SIGNAL INPUTS (V_{IS}) AND OUTPUTS (V_{OS})												
Quiescent Device Cur rent, I_{DD} Max.			5	5	5	150	150	—	0.04	5	μA	
			10	10	10	300	300	—	0.04	10		
			15	20	20	600	600	—	0.04	20		
			20	100	100	3000	3000	—	0.08	100		
ON-state Re sistance $V_{SS} \leq V_{IS} \leq V_{DD}$ r_{on} Max.		0	5	800	850	1200	1300	—	470	1050	Ω	
		0	10	310	330	520	550	—	180	400		
		0	15	200	210	300	320	—	125	240		
Change in on-state Resistance (Between Any Two Channels) Δr_{on}		0	5	—	—	—	—	—	15	—	Ω	
		0	10	—	—	—	—	—	10	—		
		0	15	—	—	—	—	—	5	—		
OFF Chan nel Leak age Cur rent: Any Channel OFF Max. or All Chan nels OFF (Common OUT/IN) Max.		0	18	$\pm 100^*$	$\pm 1000^*$	—	—	± 0.1	$\pm 100^*$	nA		
Capacitance: Input, C_{IS}	—5	5	—	—	—	—	—	5	—	pF		
Output, C_{OS}			—	—	—	—	—	55	—			
XL4067			—	—	—	—	—	35	—			
XD4067			—	—	—	—	—	0.2	—			
Feed- through, C_{IOS}	V_{DD} 	$R_L = 200 K\Omega$ $C_L = 50 pF$ $t_f, t_f = 20 ns$	5	—	—	—	—	30	60	ns		
Propagation Delay Time (Sig nal Input to Output			10	—	—	—	—	15	30			
			15	—	—	—	—	10	20			
CONTROL (ADDRESS or INHIBIT) V_C												
Input Low Voltage, V_{IL} Max.	$R_L = 1 K\Omega$ $=V_{DD}$ thru $1 K\Omega$	V_{SS} to V_{SS} $I_{IS} < 2 \mu A$ on all OFF Channels	5	1.5	—	—	—	1.5	—	V		
			10	3	—	—	—	3	—			
Input High Voltage, V_{IH} Min.			15	4	—	—	—	4	—			
			5	3.5	3.5	—	—	—	—			
			10	7	7	—	—	—	—			
			15	11	11	—	—	—	—			

* Determined by minimum feasible leakage measurement for automatic testing.




Fig. 3—Typical ON resistance vs. input signal voltage (all types).




Fig. 4—Typical ON resistance vs. input signal voltage (all types)




Fig. 5—Typical ON resistance vs. input signal voltage (all types).




Fig. 6—Typical ON resistance vs. input signal voltage (all types).

XL4067 SOP24/XL4067-SS SSOP24 XD4067 DIP-24/XD14067 DIP-24

ELECTRICAL CHARACTERISTICS (Cont'd)

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						Units	
	V_{IS} (V)	V_{SS} (V)	V_{DD} (V)	-55	-40	+85	+125	+25			
				Min.	Typ.	Max.					
Input Current, I_{IN} Max.	$V_{IN} = 0, 18$ V	18		± 0.1	± 0.1	± 1	± 1	—	$\pm 10^{-5}$	± 0.1	μA
Propagation Delay Time: Address or Inhibit-to-Signal OUT (Channel turning ON)	$R_L = 10\text{ k}\Omega, C_L = 50\text{ pF}, t_r, t_f = 20\text{ ns}$			0	5	—	—	—	325	650	ns
				0	10	—	—	—	135	270	
				0	15	—	—	—	95	190	
Address or Inhibit-to-Signal OUT (Channel turning OFF)	$R_L = 300\Omega, C_L = 50\text{ pF}, t_r, t_f = 20\text{ ns}$			0	5	—	—	—	220	440	ns
				0	10	—	—	—	90	180	
				0	15	—	—	—	65	130	
Input Capacitance, C_{IN}	Any Address or Inhibit Input			—	—	—	—	—	5	7.5	pF

TEST CIRCUITS





Fig. 7—OFF channel leakage current—any channel OFF.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to V_{SS} Terminal -0.5V to $+20\text{V}$

INPUT VOLTAGE RANGE, ALL INPUTS

..... -0.5V to $V_{DD} + 0.5\text{V}$

DC INPUT CURRENT, ANY ONE INPUT

..... $\pm 10\text{mA}$

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$ 500mW

For $T_A = +100^\circ\text{C}$ to $+125^\circ\text{C}$ Derate Linearity at $12\text{mW}/^\circ\text{C}$ to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100mW

OPERATING-TEMPERATURE RANGE (T_A)

..... -55°C to $+125^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{STG})

..... -65°C to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch ($1.59 \pm 0.79\text{mm}$) from case for 10s max $+265^\circ\text{C}$





Fig. 8—Input voltage—measure $< 2\text{ }\mu\text{A}$ on all OFF channels (e.g., channel 12).





Fig. 9—OFF channel leakage current—all channels OFF.

XL4067 SOP24/XL4067-SS SSOP24 XD4067 DIP-24/XD14067 DIP-24

ELECTRICAL CHARACTERISTICS (Cont'd)

CHARAC- TERISTIC	TEST CONDITIONS			TYPICAL VALUES	UNITS		
	V_{IS} (V)	V_{DD} (V)	R_L (k Ω)				
Cutoff (-3-dB) Frequency Channel ON (Sine Wave Input)	5 \bullet	10	1	XL4067 14 XD4067 20	MHz		
	$20 \log \frac{V_{OS}}{V_{IS}} = -3 \text{ dB}$						
	$20 \log \frac{V_{OS}}{V_{IS}} = -3 \text{ dB}$						
Total Harmonic Distortion, THD	2 \bullet	5	10	0.3 0.2 0.12	%		
	3 \bullet	10					
	5 \bullet	15					
$f_{IS} = 1 \text{ kHz}$ sine wave							
-40-dB Feedthrough Frequency (All Channels OFF)	5 \bullet	10	1	XL4067 20 XD4067 12	MHz		
	$20 \log \frac{V_{OS}}{V_{IS}} = -40 \text{ dB}$						
	$20 \log \frac{V_{OS}}{V_{IS}} = -40 \text{ dB}$						
Signal Cross- talk (Fre- quency at -40 dB)	5 \bullet	10	1	1 10 18	MHz		
	$20 \log \frac{V_{OS}}{V_{IS}} = -40 \text{ dB}$						
	$20 \log \frac{V_{OS}}{V_{IS}} = -40 \text{ dB}$						
Address-or- Inhibit-to- Signal Crosstalk	-	10	10 *	75	mV (Peak)		
	$V_{SS}=0$, $t_r, t_f=20 \text{ ns}$, $V_C=V_{DD}-V_{SS}$ (Square Wave)						

• Peak-to-peak voltage symmetrical about $\frac{V_{DD}-V_{SS}}{2}$

▲ Worst case.

■ Both ends of channel.

TEST CIRCUITS (Cont'd)








Fig. 10—Quiescent device current.



XL4067 SOP24/XL4067-SS SSOP24 XD4067 DIP-24/XD14067 DIP-24




Fig. 13— Channel ON resistance measurement circuit.




Fig. 14— Propagation delay waveform, channel being turned ON ($R_L = 10 \text{ k}\Omega$, $C_L = 50 \text{ pF}$).




Fig. 15— Propagation delay waveform, channel being turned OFF ($R_L = 300 \Omega$, $C_L = 50 \text{ pF}$).




Fig. 16—XL4067 logic diagram.




Fig. 17—XD4067 logic diagram.




Fig. 18—24-to-1 MUX Addressing

XL4067 SOP24/XL4067-SS SSOP24 XD4067 DIP-24/XD14067 DIP-24

SPECIAL CONSIDERATIONS


In applications where separate power sources are used to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L =effective external load). This provision avoids permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the XL4067 or XD4067.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also when a channel is turned on or off by an address input, there is a momentary conductive path from the channel to V_{SS} , which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to V_{SS} .


The amount of charge dumped is mostly a function of the signal level above V_{SS} . Typically, at $V_{DD}-V_{SS}=10$ V, a 100-pF

capacitor connected to the input or output of the channel will lose 3-4% of its voltage at the moment the channel turns on or off. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than 1-2 μ s. When the inhibit signal turns a channel off, there is no charge dumping to V_{SS} . Rather, there is a slight rise in the channel voltage level (65 mV typ.) due to capacitive coupling from inhibit input to channel input or output. Address inputs also couple some voltage steps onto the channel signal levels.

In certain applications, the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from R_{ON} values shown in ELECTRICAL CHARACTERISTICS CHART). No V_{DD} current will flow through R_L if the switch current flows into terminal 1 on the XL4067, terminals 1 and 17 on the XD4067.



Dimensions and pad layout for XL4067.



Dimensions and pad layout for XD4067.

以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUADA