

Product Overview

NSi1200 is a high-performance isolated amplifier with output separated from input based on the NOVOSENSE capacitive isolation technology. The device has a linear differential input signal range of $\pm 250\text{mV}$ ($\pm 320\text{mV}$ full-scale). The differential input is ideally suited to shunt resistor-based current sensing in high voltage applications where isolation is required.

The device has a fixed gain of 8 and provides a differential analog output.

The low offset and gain drift ensure the accuracy over the entire temperature range. High common-mode transient immunity ensures that the device is able to provide accurate and reliable measurements even in the presence of high-power switching such as in motor control applications.

The fail-safe functions including input common-mode overvoltage detection and missing VDD1 detection simplify system-level design and diagnostics.

Key Features

- Up to $5000\text{V}_{\text{rms}}$ Insulation voltage
- $\pm 250\text{mV}$ linear Input Voltage Range
- Fixed Gain: 8
- Low Offset Error and Drift:
 $\pm 0.5\text{mV}$ (Max), $-4\text{~}4\mu\text{V}/^\circ\text{C}$ (Max)
- Low Gain Error and Drift:
 $\pm 0.3\%$ (Max), $\pm 50\text{ppm}/^\circ\text{C}$ (Max)
- Low Nonlinearity and Drift:
 $\pm 0.03\%$ (Max), $\pm 1\text{ppm}/^\circ\text{C}$ (Typ)
- SNR: 86dB (Typ, BW=10kHz), 72dB (Typ, BW=100kHz)
- Bandwidth: 100kHz (Typ)
- High CMTI: 150kV/ μs (Typ)
- System-Level Diagnostic Features:
 - VDD1 monitoring

■ Input common-mode overvoltage detection

- Operation Temperature: $-40^\circ\text{C} \sim 125^\circ\text{C}$
- AEC-Q100 qualified for automotive applications
- RoHS-Compliant Packages:
 - SOP8(300mil)
 - DUB8

Safety Regulatory Approvals

- UL recognition: up to $5000\text{V}_{\text{rms}}$ for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A approval IEC60950-1 standard
- DIN VDE V 0884-11:2017-01

Applications

- Shunt current monitoring
- AC motor controls
- Power and solar inverters
- Uninterruptible Power Suppliers
- Automotive onboard chargers

Device Information

Part Number	Package	Body Size
NSI1200-Q1SWVR	SOP8(300mil)	5.85mm \times 7.50mm
NSI1200-DSWVR	SOP8(300mil)	5.85mm \times 7.50mm
NSI1200-DDBR	DUB8	9.27mm \times 6.20mm

Functional Block Diagrams




Figure 1. NSi1200 Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS.....	3
2. ABSOLUTE MAXIMUM RATINGS.....	4
3. RECOMMENDED OPERATING CONDITIONS.....	4
4. THERMAL INFORMATION.....	4
5. SPECIFICATIONS.....	4
5.1. ELECTRICAL CHARACTERISTICS.....	4
5.2. TYPICAL PERFORMANCE CHARACTERISTICS.....	6
5.3. PARAMETER MEASUREMENT INFORMATION.....	8
6. HIGH VOLTAGE FEATURE DESCRIPTION.....	8
6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....	8
6.2. DIN VDE V 0884-11 (VDE V 0884-11): 2017-01 INSULATION CHARACTERISTICS.....	8
6.3. REGULATORY INFORMATION.....	10
7. FUNCTION DESCRIPTION.....	10
7.1. OVERVIEW.....	10
7.2. ANALOG INPUT.....	11
7.3. ANALOG OUTPUT.....	11
8. APPLICATION NOTE.....	13
8.1. TYPICAL APPLICATION CIRCUIT.....	13
8.2. SHUNT RESISTOR SELECTION.....	13
8.3. PCB LAYOUT.....	13
9. PACKAGE INFORMATION.....	14
10. ORDERING INFORMATION.....	15
11. DOCUMENTATION SUPPORT.....	15
12. TAPE AND REEL INFORMATION.....	16
13. REVISION HISTORY.....	18

1. Pin Configuration and Functions




Figure 1.1 NSi1200 Package

Table 1.1 NSi1200 Pin Configuration and Description

NSi1200 PIN NO.	SYMBOL	FUNCTION
1	VDD1	Power supply for isolator side 1(3.0V to 5.5V)
2	INP	Positive analog input (±250mV recommended for NSi1200)
3	INN	Negative analog input
4	GND1	Ground 1, the ground reference for Isolator Side 1
5	GND2	Ground 2, the ground reference for Isolator Side 2
6	OUTN	Negative output
7	OUTP	Positive output
8	VDD2	Power supply for isolator side 2 (3.0V to 5.5V)

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	VDD1, VDD2	-0.3		6.5	V
Input Voltage	INP, INN	GND1-6		VDD1+0.5	V
Output Voltage	OUTP, OUTN	GND2-0.5		VDD2+0.5	V
Output current per Output Pin	Io	-10		10	mA
Operating Temperature	T _{OPR}	-40		125	°C
Junction Temperature	T _J	-40		150	°C
Storage Temperature	T _{STG}	-55		150	°C
Electrostatic discharge	HBM ⁽¹⁾	±2000			V
	CDM ⁽²⁾	±1000			V

(1) Human body model (HBM), per AEC-Q100-002-RevD

(2) Charged device model (CDM), per AEC-Q100-011-RevB

3. Recommended Operating Conditions

Parameters	Symbol	Min	Typ	Max	Unit
Side1 Power Supply	VDD1	3.0	5.0	5.5	V
Side2 Power Supply	VDD2	3.0	3.3	5.5	V
Differential input voltage before clipping output	V _{Clipping}		±320		mV
Linear differential input full scale voltage	V _{FSR}	-250		250	mV
Operating common-mode input voltage	V _{CM}	-0.16		0.8	V
Operating Ambient Temperature	T _A	-40		125	°C

4. Thermal Information

Parameters	Symbol	DUB8	SOP8(300mil)	Unit
Junction-to-ambient thermal resistance	R _{θJA}	76	86	°C/W
Junction-to-case (top) thermal resistance	R _{θJC(top)}	58	28	°C/W
Junction-to-board thermal resistance	R _{θJB}	40	42	°C/W
Junction-to-top characterization parameter	Ψ _{JT}	27	4	°C/W
Junction-to-board characterization parameter	Ψ _{JB}	38	42	°C/W

5. Specifications

5.1. Electrical Characteristics

(VDD1 = 3.0V ~ 5.5V, VDD2 = 3.0V ~ 5.5V, INP = -250mV to +250mV, and INN = GND1 = 0V, T_A = -40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 3.3V, T_A = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply						
Side1 Supply Voltage	VDD1	3.0	5.0	5.5	V	
Side2 Supply Voltage	VDD2	3.0	3.3	5.5	V	
Side1 Supply Current	IDD1		11.4	15	mA	
Side2 Supply Current	IDD2		6.3	8	mA	
VDD1 undervoltage detection threshold voltage	VDD1 _{UV}	1.8	2.3	2.7	V	VDD1 falling
Analog Input						
Common-mode overvoltage detection level	V _{CMov}	0.9			V	Detection level has a typical hysteresis of 96 mV
Input offset voltage	V _{os}	-0.5	±0.01	0.5	mV	INP = INN = GND1
Input offset drift	TCV _{os}	-4	1	4	µV/°C	
Common-mode rejection ratio	CMRR _{dc}		-80		dB	INP = INN, f _{IN} = 0 Hz, V _{CM min} ≤ VIN ≤ V _{CM max}
	CMRR _{ac}		-106		dB	INP = INN, f _{IN} = 10 kHz, V _{CM min} ≤ VIN ≤ V _{CM max}
Single-ended input resistance	R _{IN}		19		kΩ	INN = GND1
Differential input resistance	R _{IND}		22		kΩ	
Input bias current	I _{IB}	-20	-18	-15	µA	INP = INN = GND1, I _{IB} = (I _{IBP} + I _{IBN}) / 2
Input bias current drift	TCI _{IB}		±1.8		nA/°C	
Analog Output						
Nominal Gain			8		V/V	
Gain error	E _G	-0.3%	±0.05%	0.3%		
Gain error thermal drift	TCE _G	-50	±15	50	ppm/°C	
Nonlinearity		-0.03%	±0.01%	0.03%		
Nonlinearity drift			±1		ppm/°C	
Total harmonic distortion	THD		-80		dB	V _{IN} = 0.5V, f _{IN} = 10kHz, BW = 100kHz
Output noise			180		µV _{RMS}	INP = INN = GND1, BW = 100kHz
Signal to noise ratio	SNR	79	86		dB	V _{IN} = 0.5V, f _{IN} = 1kHz, BW = 10kHz
			72		dB	V _{IN} = 0.5V, f _{IN} = 10kHz, BW = 100kHz
Common-mode output voltage	V _{CMout}	1.36	1.4	1.46	V	
Failsafe differential output voltage	V _{FAILSAFE}		-2.53	-2.44	V	V _{CM} >V _{CMov} , or VDD1 missing

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Output bandwidth	BW	60	100		kHz	
Power supply rejection ratio ⁽¹⁾	PSRR _{dc}		-104		dB	PSRR vs VDD1, at DC
	PSRR _{ac}		-102		dB	PSRR vs VDD1, 100mV and 10kHz ripple
	PSRR _{dc}		-90		dB	PSRR vs VDD2, at DC
	PSRR _{ac}		-85		dB	PSRR vs VDD2, 100mV and 10kHz ripple
Output resistance	R _{OUT}		< 0.2		Ω	
Common-mode transient immunity	CMTI	100	150		kV/μs	Common-mode transient immunity
Timing						
Rising time of OUTP, OUTN	t _r		3.6		μs	
Falling time of OUTP, OUTN	t _f		3.6		μs	
INP, INN to OUTP, OUTN signal delay (50% - 50%)	t _{PD}		3.5	4	μs	
Analog setting time	t _{AS}		0.5		ms	VDD1 step to 3.0 V with VDD2 ≥ 3.0 V, to OUTP, OUTN valid, 0.1% settling

(1) Input referred.

5.2. Typical Performance Characteristics

Unless otherwise noted, test at VDD1 = 5V, VDD2 = 3.3V, Vin = -250mV to 250mV.




Figure 5.1 Common-Mode Overvoltage Detection Level vs Temperature




Figure 5.2 Input Offset Voltage vs Temperature (NSi1200)




Figure 5.3 Gain Error vs Temperature




Figure 5.7 Input Bias Current vs Temperature




Figure 5.4 Common-Mode Rejection Ratio vs Temperature




Figure 5.8 Output Voltage vs Input Voltage




Figure 5.5 SNR vs Temperature




Figure 5.9 Fail-Safe Output Voltage vs Temperature




Figure 5.6 Nonlinearity vs Temperature




Figure 5.10 Vin to Vout Delay vs Temperature




Figure 5.11 Supply Current vs Supply Voltage




Figure 5.12 Supply Current vs Temperature

5.3. Parameter Measurement Information




Figure 5.13 Common-Mode Transient Immunity Test Circuit

6. High Voltage Feature Description

6.1. Insulation and Safety Related Specifications

Parameters	Symbol	Value		Unit	Comments
		DUB8	SOP8(300mil)		
Minimum External Air Gap (Clearance)	L(I01)	≥ 6.5	≥ 8	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	L(I02)	≥ 6.5	≥ 8	mm	Shortest terminal-to-terminal distance across the package surface
Minimum internal gap	DTI	32	32	μm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I	I		IEC 60664-1

6.2. Insulation Characteristics

Description	Test Condition	Symbol	Value		Unit
			DUB8	SOP8(300mil)	
DIN VDE 0110					

<i>Description</i>	<i>Test Condition</i>	<i>Symbol</i>	<i>Value</i>		<i>Unit</i>
			<i>DUB8</i>	<i>SOP8(300mil)</i>	
For Rated Mains Voltage $\leq 150\text{Vrms}$			I to IV	I to IV	
For Rated Mains Voltage $\leq 300\text{Vrms}$			I to IV	I to IV	
For Rated Mains Voltage $\leq 400\text{Vrms}$			I to IV	I to IV	
Climatic Classification			40/125/21	40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	2	
Maximum repetitive isolation voltage		V_{IORM}	2121	2121	V_{PEAK}
Maximum working isolation voltage	AC Voltage	V_{IOWM}	1500	1500	V_{RMS}
	DC Voltage		2121	2121	V_{DC}
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$ 100% production test, $t_{ini} = t_m = 1\text{ sec}$, partial discharge $< 5\text{ pC}$	$V_{pd(m)}$	2652	2652	V_{PEAK}
Input to Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$ $t_{ini} = 60\text{ sec}$, $t_m = 10\text{ sec}$, partial discharge $< 5\text{ pC}$	$V_{pd(m)}$	2121	2121	V_{PEAK}
After Input and /or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60\text{ sec}$, $t_m = 10\text{ sec}$, partial discharge $< 5\text{ pC}$	$V_{pd(m)}$	1697	1697	V_{PEAK}
Maximum transient isolation voltage	$t = 60\text{ sec}$	V_{IOTM}	8000	8000	V_{PEAK}
Maximum Surge Isolation Voltage	Test method per IEC60065, 1.2/50us waveform, $V_{TEST}=V_{IOSM}/1.6$	V_{IOSM}	6250	6250	V_{PEAK}
Isolation resistance	$V_{IO} = 500\text{V}$	R_{IO}	$>10^9$	$>10^9$	Ω
Isolation capacitance	$f = 1\text{MHz}$	C_{IO}	0.8	0.8	pF
Input capacitance		C_I	2	2	pF
Total Power Dissipation at 25°C		Ps	1650	1430	mW
Safety input, output, or supply current	$\theta_{JA} = 75\text{ }^\circ\text{C/W}$, $V_I = 5.5\text{V}$, $T_J = 150\text{ }^\circ\text{C}$, $T_A = 25\text{ }^\circ\text{C}$	Is	300		mA
Safety input, output, or supply current	$\theta_{JA} = 86\text{ }^\circ\text{C/W}$, $V_I = 5.5\text{V}$, $T_J = 150\text{ }^\circ\text{C}$, $T_A = 25\text{ }^\circ\text{C}$	Is		260	mA
Maximum safety temperature		T_s	150	150	$^\circ\text{C}$
UL1577					

Description	Test Condition	Symbol	Value		Unit
			DUB8	SOP8(300mil)	
Insulation voltage per UL	$V_{TEST} = V_{ISO}, t = 60 \text{ s}$ (qualification), $V_{TEST} = 1.2 \times V_{ISO}, t = 1 \text{ s}$ (100% production test)	V_{ISO}	5000	5000	V_{RMS}

Figure 6.1 NSi1200 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

6.3. Regulatory Information

The NSi1200 are approved or pending approval by the organizations listed in table.

UL	VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01 Certified by CQC11-471543-2012 GB4943.1-2011
Single Protection, $5000V_{RMS}$ Isolation voltage	Single Protection, $5000V_{RMS}$ Isolation voltage	Reinforce Insulation $1414V_{peak}$, $V_{IOSM}=6250V_{peak}$ Basic insulation at $1000V_{RMS}$ ($1414V_{peak}$) Reinforced insulation at $400V_{RMS}$ ($565V_{peak}$)
Certificate No.E500602	File (pending)	File (pending)

7. Function Description

7.1. Overview

The NSi1200 is a fully-differential, precision, isolated amplifier. The input stage of the device consists of a fully-differential amplifier that drives a second-order, sigma-delta ($\Sigma\Delta$) modulator. The modulator uses the internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (called TX in the Functional Block Diagram) transfer the output of the modulator across the isolation barrier that separates the side1 and side2 voltage domains. The received bitstream and clock are synchronized and processed, as shown in the Functional Block Diagram, by a fourth-order analog filter on the side2 and presented as a differential output of the device.




Figure 7.1 Function Block Diagram

7.2. Analog Input

There are two restrictions on the analog input signals (V_{INP} and V_{INN}).

- If the input voltage exceeds the range GND1 – 6 V to VDD1 + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on.
- The linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR) and within the specified common-mode input voltage range.

7.3. Analog Output

For linear input range, the analog output of NSI1200 has a fixed gain of 8. If a full-scale input signal is applied to the NSI1200 ($V_{IN} \geq V_{Clipping}$), the analog output will be clipped (typically, 2.4V for positive clipping and -2.4V for negative clipping).

In addition, NSI1200 integrates some diagnostic measures and offers a fail-safe output to simplify system-level design. The fail-safe output is a negative differential output voltage that does not occur under normal device operation, and it will only be activated in following conditions:

- When the undervoltage of VDD1 is detected ($VDD1 < VDD1_{UV}$).
- When the overvoltage of common-mode input voltage is detected ($V_{CM} > V_{CMov}$).




Figure 7.2 Typical negative clipping output



Figure 7.3 Typical Failsafe output when VDD1 undervoltage




Figure 7.4 Typical Failsafe output when input common mode signal overvoltage

8. Application Note

8.1. Typical Application Circuit

NSi1200 is ideally suited to shunt resistor-based current sensing in high voltage applications such as frequency inverters. The typical application circuit is shown in Figure 8.1.

The voltage across the shunt resistor R_{sense} is applied to the differential input of NSi1200 through a RC filter. The differential output of the isolated amplifier is converted to a single-ended analog output with an operational-amplifier-based circuit. Suggest to add $>1\text{k}\Omega$ resistor on the OUTP and OUTN pin to prevent output over-current. An analog-to-digital converter usually receives the analog output and converts to digital signal for controller processing.




Figure 8.1 Typical application circuit in phase current sensing

8.2. Shunt Resistor Selection

Choosing a particular shunt resistor is usually a compromise between minimizing power dissipation and maximizing accuracy. Smaller sense resistor decreases power dissipation, while larger sense resistor can improve measure accuracy by utilizing the full input range of isolated amplifier.

There are two other factors should be considered when selecting the shunt resistor:

- The voltage-drop caused by the rated current range must not exceed the recommended linear input voltage range: $V_{SHUNT} \leq FSR$.
- The voltage-drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: $V_{SHUNT} \leq V_{Clipping}$.

8.3. PCB Layout

There are some key guidelines or considerations for optimizing performance in PCB layout:

- NSi1200 requires a $0.1\mu\text{F}$ bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the VDD pin. If better filtering is required, an additional $1\sim10\mu\text{F}$ capacitor may be used.
- Kelvin rules is recommended for the connection between shunt resistor to NSi1200. Because of the Kelvin connection, any voltage drops across the trace and leads should have no impact on the measured voltage.
- Place the shunt resistor close to the INP and INN inputs and keep the layout of both connections symmetrical and run very close to each other to the input of the NSi1200. This minimizes the loop area of the connection and reduces the possibility of stray magnetic fields from interfering with the measured signal.

9. Package Information





Figure 9.1 DUB8 Package Shape and Dimension in millimeters



* CONTROLLING DIMENSION : MM

SYMBOL	MM		
	MIN.	NOM.	MAX.
A	--	--	2.80
A1	0.36	--	0.46
A2	2.20	2.30	2.40
A3	--	0.25	--
Q	0.97	1.02	1.07
b	0.31	0.41	0.51
c	0.13	--	0.33
D	5.75	5.85	5.95
E	7.40	7.50	7.60
E1	11.25	11.50	11.75
e	1.27 bsc		
L	2.00 bsc		
Lp	0.50	--	1.00
y	--	0.10	--
θ	0*	--	8*

Figure 9.2 SOW8 Package Shape and Dimension in millimeters

10. Ordering Information

Part No.	Isolation Rating(kV)	Linear Input Range(mV)	Moisture Sensitivity Level	Temperature	Automotive	Package Type	Package Drawing	SPQ
NSI1200 - Q1SWVR	5	-250 ~ 250	Level-3	-40 to 125 °C	NO	SOP8 (300mil)	SOW8	1000
NSI1200 - DSWVR	5	-250 ~ 250	Level-3	-40 to 125 °C	NO	SOP8 (300mil)	SOW8	1000
NSI1200- DDBR	5	-250 ~ 250	Level-3	-40 to 125 °C	NO	DUB8	DUB8	800

11. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSI1200	Click here	Click here	Click here	Click here

12. Tape and Reel Information





Figure 12.1 Tape Information






Figure 12.2 Reel Information of SOP8(300mil)




Figure 12.3 Reel Information of DUB8

13. Revision History

Revision	Description	Date
1.0	Initial Release	2021/1/11
1.1	Add V _{ISO} specification in 6.2 Insulation Characteristics and AEC-Q100 qualification	2121/4/12