



SBOS061B - FEBRUARY 1997 - REVISED AUGUST 2004

4-20mA CURRENT TRANSMITTER with Sensor Excitation and Linearization

FEATURES

- LOW UNADJUSTED ERROR
- TWO PRECISION CURRENT SOURCES: 800µA each
- LINEARIZATION
- 2- OR 3-WIRE RTD OPERATION
- LOW OFFSET DRIFT: 0.4μV/°C
- LOW OUTPUT CURRENT NOISE: 30nApp
- HIGH PSR: 110dB minimum HIGH CMR: 86dB minimum
- WIDE SUPPLY RANGE: 7.5V to 36V
- DIP-14 AND SO-14 PACKAGES

DESCRIPTION

The XTR105 is a monolithic 4-20mA, 2-wire current transmitter with two precision current sources. It provides complete current excitation for platinum RTD temperature sensors and bridges, instrumentation amplifiers, and current output circuitry on a single integrated circuit.


Versatile linearization circuitry provides a 2nd-order correction to the RTD, typically achieving a 40:1 improvement in linearity.


Instrumentation amplifier gain can be configured for a wide range of temperature or pressure measurements. Total unadjusted error of the complete current transmitter is low enough to permit use without adjustment in many applications. This includes zero output current drift, span drift, and nonlinearity. The XTR105 operates on loop power-supply voltages down to 7.5V.

The XTR105 is available in DIP-14 and SO-14 surfacemount packages and is specified for the -40°C to +85°C industrial temperature range.

APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- **FACTORY AUTOMATION**
- SCADA REMOTE DATA ACQUISITION
- REMOTE TEMPERATURE AND PRESSURE **TRANSDUCERS**







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS(1)

Power Supply, V+ (referenced to the I _O pin)	40V
Input Voltage, V_{IN+} , V_{IN-} (referenced to the I_O pin)	0V to V+
Storage Temperature Range	55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Output Current Limit	Continuous
Junction Temperature	+165°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)


PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
XTR105	DIP-14	N	-40°C to +85°C	XTR105PA	XTR105PA	Rails, 25
"	II II	II	"	XTR105P	XTR105P	Rails, 25
XTR105	SO-14 Surface-Mount	D	-40°C to +85°C	XTR105UA	XTR105UA	Rails, 58
"	"	"	"	XTR105UA	XTR105UA/2K5	Tape and Reel, 2500
XTR105	SO-14 Surface-Mount	D	-40°C to +85°C	XTR105U	XTR105U	Rails, 58
"	II .	"	H .	XTR105U	XTR105U/2K5	Tape and Reel, 2500

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION





ELECTRICAL CHARACTERISTICS

At T_A = +25°C, V+ = 24V, and TIP29C external transistor, unless otherwise noted.

		XTR105P, U			X	ΓR105PA, Ι	UA]	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
OUTPUT Output Current Equation Output Current, Specified Range Over-Scale Limit Under-Scale Limit	I _{REG} = 0V	I _o = 4 24 1.8	V _{IN} • (40/R _G)) + 4mA, V _{II} 20 30 2.6	in Volts, F	R _G in Ω * *	* * *	A mA mA mA	
ZERO OUTPUT ⁽¹⁾ Initial Error vs Temperature vs Supply Voltage, V+ vs Common-Mode Voltage vs V _{REG} Output Current Noise, 0.1Hz to 10Hz	$V_{IN} = 0V, R_G = \infty$ $V+ = 7.5V \text{ to } 36V$ $V_{CM} = 1.25V \text{ to } 3.5V^{(2)}$		4 ±5 ±0.07 0.04 0.02 0.3 0.03	±25 ±0.5 0.2		* * * * * *	±50 ±0.9 *	mA μA μΑ/°C μΑ/V μΑ/V μΑ/mA μΑ _{PP}	
SPAN Span Equation (transconductance) Initial Error ⁽³⁾ vs Temperature ⁽³⁾ Nonlinearity, Ideal Input ⁽⁴⁾	Full-Scale (V_{IN}) = 50mV Full-Scale (V_{IN}) = 50mV		S = 40/R _G ±0.05 ±3 0.003	±0.2 ±25 0.01		* * *	±0.4 * *	A/V % ppm/°C %	
INPUT ⁽⁵⁾ Offset Voltage vs Temperature vs Supply Voltage, V+ vs Common-Mode Voltage, RTI (CMRR) Common-Mode Input Range ⁽²⁾ Input Bias Current vs Temperature Input Offset Current vs Temperature Impedance, Differential	$V_{CM} = 2V$ $V+ = 7.5V \text{ to } 36V$ $V_{CM} = 1.25V \text{ to } 3.5V^{(2)}$	1.25	±50 ±0.4 ±0.3 ±10 5 20 ±0.2 5 0.1 1	±100 ±1.5 ±3 ±50 3.5 25	*	***	±250 ±3 * ±100 * 50	μV μV/°C μV/V μV/V V nA pA/°C nA pA/°C GΩ pF	
Common-Mode Noise, 0.1Hz to 10Hz CURRENT SOURCES	V _O = 2V ⁽⁶⁾		5 10 0.6			*		GΩ pF μV _{PP}	
Current Accuracy vs Temperature vs Power Supply, V+ Matching vs Temperature vs Power Supply, V+ Compliance Voltage, Positive Negative ⁽²⁾ Output Impedance Noise, 0.1Hz to 10Hz	V+ = 7.5V to 36V V+ = 7.5V to 36V	(V+) - 3 0	800 ±0.05 ±15 ±10 ±0.02 ±3 1 (V+) - 2.5 -0.2 150 0.003	±0.2 ±35 ±25 ±0.1 ±15	*	* * * * * * * * * * * * * * * * * * * *	±0.4 ±75 * ±0.2 ±30 *	μΑ % ppm/°C ppm/V % ppm/°C ppm/V V V MΩ μΑ _{PP}	
V _{REG} ⁽²⁾ Accuracy vs Temperature vs Supply Voltage, V+ Output Current Output Impedance			5.1 ±0.02 ±0.2 1 ±1 75	±0.1		* * * * *	*	V V mV/°C mV/V mA	
LINEARIZATION R _{LIN} (internal) Accuracy vs Temperature			1 ±0.2 ±25	±0.5 ±100		* * *	±1 *	kΩ % ppm/°C	
POWER SUPPLY Specified Voltage Range		+7.5	+24	+36	*	*	*	V	
TEMPERATURE RANGE Specification, T_{MIN} to T_{MAX} Operating Storage Thermal Resistance, θ_{JA}		-40 -55 -55		+85 +125 +125	* * *		* * *	°C °C °C	
DIP-14 SO-14 Surface-Mount			80 100			*		°C/W	

^{*} Specification same as XTR105P and XTR105U.

NOTES: (1) Describes accuracy of the 4mA low-scale offset current. Does not include input amplifier effects. Can be trimmed to zero.


- (2) Voltage measured with respect to I_{RET} pin.
- (3) Does not include initial error or TCR of gain-setting resistor, R_G.
- (4) Increasing the full-scale input range improves nonlinearity.
- (5) Does not include Zero Output initial error.
- (6) Current source output voltage with respect to I_{RET} pin.








TYPICAL CHARACTERISTICS


At $T_A = +25$ °C and V+ = 24V, unless otherwise noted.




















TYPICAL CHARACTERISTICS (Cont.)


At $T_A = +25$ °C and V+ = 24V, unless otherwise noted.




















TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25$ °C and V+ = 24V, unless otherwise noted.









APPLICATION INFORMATION

Figure 1 shows the basic connection diagram for the XTR105. The loop power supply, V_{PS} , provides power for all circuitry. Output loop current is measured as a voltage across the series load resistor, $R_{\rm I}$.

Two matched 0.8mA current sources drive the RTD and zero-setting resistor, $R_{Z}.$ The instrumentation amplifier input of the XTR105 measures the voltage difference between the RTD and $R_{Z}.$ The value of R_{Z} is chosen to be equal to the resistance of the RTD at the low-scale (minimum) measurement temperature. R_{Z} can be adjusted to achieve 4mA output at the minimum measurement temperature to correct for input offset voltage and reference current mismatch of the XTR105.

 R_{CM} provides an additional voltage drop to bias the inputs of the XTR105 within their common-mode input range. R_{CM} should be bypassed with a $0.01\mu F$ capacitor to minimize common-mode noise. Resistor R_G sets the gain of the instrumentation amplifier according to the desired temperature range. R_{LIN1} provides 2nd-order linearization correction to the RTD, typically achieving a 40:1 improvement in linearity. An additional resistor is required for 3-wire RTD connections (see Figure 3).

The transfer function through the complete instrumentation amplifier and voltage-to-current converter is:

$$I_O = 4mA + V_{IN} \cdot (40/R_G)$$

(V_{IN} in volts, R_G in ohms)

where V_{IN} is the differential input voltage.

As evident from the transfer function, if no $R_{\rm G}$ is used the gain is zero and the output is simply the XTR105's zero current. The value of $R_{\rm G}$ varies slightly for 2-wire RTD and 3-wire RTD connections with linearization. $R_{\rm G}$ can be calculated from the equations given in Figure 1 (2-wire RTD connection) and Table I (3-wire RTD connection).

The I_{RET} pin is the return path for all current from the current sources and V_{REG} . The I_{RET} pin allows any current used in external circuitry to be sensed by the XTR105 and to be included in the output current without causing an error.

The V_{REG} pin provides an on-chip voltage source of approximately 5.1V and is suitable for powering external input circuitry (refer to Figure 6). It is a moderately accurate voltage reference—it is not the same reference used to set the $800\mu A$ current references. V_{REG} is capable of sourcing approximately 1mA of current. Exceeding 1mA may affect the 4mA zero output.




FIGURE 1. Basic 2-Wire RTD Temperature Measurement Circuit with Linearization.

MEASUREMENT TEMPERATURE SPAN Δ T (°C)

700°C

18 7/590

4020

6420

60.4/562

100/549

4020

6340

137/536

3920

6040

800°C

18 7/665

3480

5900

60.4/649

3570

100/634

3480

5620

900°C

18 7/750

3090

5360

60.4/732

R_Z/R_G R_{LIN1}

R_{LIN2}

1000°C

18 7/845

2740

4990

			WEASU	KEWIENI II	EMPERATU	JRE SPAN
T _{MIN}	100°C	200°C	300°C	400°C	500°C	600°C
−200°C	18.7/86.6 15000 16500	18.7/169 9760 11500	18.7/255 8060 10000	18.7/340 6650 8870	18.7/422 5620 7870	18.7/511 4750 7150
−100°C	60.4/80.6 27400 29400	60.4/162 15400 17800	60.4/243 10500 13000	60.4/324 7870 10200	60.4/402 6040 8660	60.4/487 4990 7500
0°C	100/78.7 33200 35700	100/158 16200 18700	100/237 10500 13000	100/316 7680 10000	100/392 6040 8250	100/475 4870 7150
100°C	137/75 31600 34000	137/150 15400 17800	137/226 10200 12400	137/301 7500 9760	137/383 5760 8060	137/453 4750 6810
200°C	174/73.2 30900 33200	174/147 15000 17400	174/221 9760 12100	174/294 7150 9310	174/365 5620 7680	174/442 4530 6490
300°C	210/71.5 30100 32400	210/143 14700 16500	210/215 9530 11500	210/287 6980 8870	210/357 5360 7320	N
400°C	249/68.1 28700 30900	249/137 14000 16200	249/205 9090 11000	249/274 6650 8450		E: tic
500°C	280/66.5 28000 30100	280/133 13700 15400	280/200 8870 10500			R _i
600°C	316/64.9 26700 28700	313/130 13000 14700				R _I
700°C	348/61.9 26100 27400		_			R
800°C	374/60.4 24900 26700					W

NOTE: The values listed in this table are 1% resistors (in Ω). Exact values may be calculated from the following equa-

 $R_7 = RTD$ resistance at minimum measured temperature.

$$R_G = \frac{2(R_2 - R_Z)(R_1 - R_Z)}{(R_2 - R_1)}$$

$$R_{LIN1} = \frac{R_{LIN}(R_2 - R_1)}{2(2R_1 - R_2 - R_2)}$$

$$R_{LIN2} = \frac{(R_{LIN} + R_G)(R_2 - R_1)}{2(2R_1 - R_2 - R_7)}$$

where: $R_1 = RTD$ resistance at $(T_{MIN} + T_{MAX})/2$

 $R_2 = RTD$ resistance at T_{MAX}

 $R_{LIN} = 1k\Omega$ (Internal)

EXAMPLE:

The measurement range is -100°C to +200°C for a 3-wire Pt100 RTD connection. Determine the values for R_S, R_G, R_{LIN1}, and R_{LIN2}. Look up the values from the chart or calculate the values according to the equations provided.

METHOD 1: TABLE LOOK UP

For $T_{MIN} = -100^{\circ}C$ and $\Delta T = -300^{\circ}C$, the 1% values are:

 $R_Z = 60.4\Omega$ $R_{LIN1} = 10.5k\Omega$

 $R_G = 243\Omega$ $R_{LIN2} = 13k\Omega$

METHOD 2: CALCULATION

Step 1: Determine R_Z, R₁, and R₂.

 R_Z is the RTD resistance at the minimum measured temperature, $T_{MIN} = -100$ °C. Using Equation 1 at right gives $R_Z = 60.25\Omega$ (1% value is 60.4Ω).

 R_2 is the RTD resistance at the maximum measured temperature, T_{MAX} = 200°C. Using Equation 2 at right gives $R_2 = 175.84\Omega$.

R₁ is the RTD resistance at the midpoint measured temperature,

 $T_{MID} = (T_{MIN} + T_{MAX})/2 = 50^{\circ}C$. R_1 is NOT the average of R_7 and R_2 .

Using Equation 2 at right gives $R_1 = 119.40\Omega$.

Step 2: Calculate R_G , R_{LIN1} , and R_{LIN2} using equations above.

 $R_G = 242.3\Omega$ (1% value is 243 Ω)

 $R_{LIN1} = 10.413k\Omega$ (1% value is $10.5k\Omega$)

 $R_{LIN2} = 12.936k\Omega$ (1% value is $13k\Omega$)

Calculation of Pt100 Resistance Values

(according to DIN IEC 751)

(Equation 1) Temperature range from -200°C to 0°C: $R_{(T)} = 100 [1 + 3.90802 \cdot 10^{-3} \cdot T - 0.5802 \cdot 10^{-6} \cdot$

 $T^2 - 4.27350 \cdot 10^{-12} (T - 100) T^3$

(Equation 2) Temperature range from 0°C to +850°C: $R_{(T)} = 100 (1 + 3.90802 \cdot 10^{-3} \cdot T - 0.5802 \cdot 10^{-6} \cdot T_2)$

where: $R_{(T)}$ is the resistance in Ω at temperature T. T is the temperature in °C.

NOTE: Most RTD manufacturers provide reference tables for resistance values at various temperatures.

TABLE I. R_z, R_G, R_{LIN1}, and R_{LIN2} Standard 1% Resistor Values for 3-Wire Pt100 RTD Connection with Linearization.

A negative input voltage, V_{IN}, will cause the output current to be less than 4mA. Increasingly negative V_{IN} will cause the output current to limit at approximately 2.2mA. Refer to the typical characteristic Under-Scale Current vs Temperature.

Increasingly positive input voltage (greater than the full-scale input) will produce increasing output current according to the transfer function, up to the output current limit of approximately 27mA. Refer to the typical characteristic Over-Scale Current vs Temperature.



EXTERNAL TRANSISTOR

Transistor Q_1 conducts the majority of the signal-dependent 4-20mA loop current. Using an external transistor isolates the majority of the power dissipation from the precision input and reference circuitry of the XTR105, maintaining excellent accuracy.

Since the external transistor is inside a feedback loop, its characteristics are not critical. Requirements are: $V_{CEO} = 45V$ min, $\beta = 40$ min, and $P_D = 800$ mW. Power dissipation requirements may be lower if the loop power-supply voltage is less than 36V. Some possible choices for Q_1 are listed in Figure 1.

The XTR105 can be operated without this external transistor, however, accuracy will be somewhat degraded due to the internal power dissipation. Operation without Q_1 is not recommended for extended temperature ranges. A resistor (R = $3.3k\Omega$) connected between the I_{RET} pin and the E (emitter) pin may be needed for operation below 0°C without Q_1 to ensure the full 20mA full-scale output, especially with V+ near 7.5V.




FIGURE 2. Operation Without an External Transistor.

LOOP POWER SUPPLY

The voltage applied to the XTR105, V+, is measured with respect to the $I_{\rm O}$ connection, pin 7. V+ can range from 7.5V to 36V. The loop-supply voltage, V_{PS}, will differ from the voltage applied to the XTR105 according to the voltage drop on the current sensing resistor, $R_{\rm L}$ (plus any other voltage drop in the line).

If a low loop-supply voltage is used, R_L (including the loop wiring resistance) must be made a relatively low value to assure that V+ remains 7.5V or greater for the maximum loop current of 20mA:

$$R_L \max = \left(\frac{(V+) - 7.5V}{20mA}\right) - R_{WIRING}$$

It is recommended to design for V+ equal or greater than 7.5V with loop currents up to 30mA to allow for out-of-range input conditions.

The low operating voltage (7.5V) of the XTR105 allows operation directly from personal computer power supplies (12V \pm 5%). When used with the RCV420 current loop receiver (see Figure 7), the load resistor voltage drop is limited to 3V.

ADJUSTING INITIAL ERRORS

Many applications require adjustment of initial errors. Input offset and reference current mismatch errors can be corrected by adjustment of the zero resistor, R_Z . Adjusting the gain-setting resistor, R_G , corrects any errors associated with gain.

2- AND 3-WIRE RTD CONNECTIONS

In Figure 1, the RTD can be located remotely simply by extending the two connections to the RTD. With this remote 2-wire connection to the RTD, line resistance will introduce error. This error can be partially corrected by adjusting the values of R_Z , R_G , and R_{LIN1} .

A better method for remotely located RTDs is the 3-wire RTD connection (see Figure 3). This circuit offers improved accuracy. R_Z 's current is routed through a third wire to the RTD. Assuming line resistance is equal in RTD lines 1 and 2, this produces a small common-mode voltage that is rejected by the XTR105. A second resistor, R_{LIN2} , is required for linearization.

Note that although the 2-wire and 3-wire RTD connection circuits are very similar, the gain-setting resistor, R_{G} , has slightly different equations:

2-wire:
$$R_G = \frac{2R_1(R_2 + R_Z) - 4(R_2R_Z)}{R_2 - R_1}$$
3-wire:
$$R_G = \frac{2(R_2 - R_Z)(R_1 - R_Z)}{R_2 - R_1}$$

3-wire: $R_G = \frac{\sqrt{2} - \sqrt{2}}{R_2}$ where: $R_Z = RTD$ resistance at T_{MIN}

 $R_1 = RTD$ resistance at $(T_{MIN} + T_{MAX})/2$

 R_2 = RTD resistance at T_{MAX}

To maintain good accuracy, at least 1% (or better) resistors should be used for $R_{G}.$ Table I provides standard 1% R_{G} resistor values for a 3-wire Pt100 RTD connection with linearization.

LINEARIZATION

RTD temperature sensors are inherently (but predictably) nonlinear. With the addition of one or two external resistors, R_{LIN1} and R_{LIN2} , it is possible to compensate for most of this nonlinearity resulting in 40:1 improvement in linearity over the uncompensated output.

See Figure 1 for a typical 2-wire RTD application with linearization. Resistor R_{LIN1} provides positive feedback and controls linearity correction. R_{LIN1} is chosen according to the desired temperature range. An equation is given in Figure 1.

In 3-wire RTD connections, an additional resistor, R_{LIN2} , is required. As with the 2-wire RTD application, R_{LIN1} provides positive feedback for linearization. R_{LIN2} provides an offset canceling current to compensate for wiring resistance encountered in remotely located RTDs. R_{LIN1} and R_{LIN2} are chosen such that their currents are equal. This makes the voltage drop in the wiring resistance to the RTD a common-mode signal that is rejected by the XTR105. The nearest standard 1% resistor values for R_{LIN1} and R_{LIN2} should be adequate for most applications. Table I provides the 1% resistor values for a 3-wire Pt100 RTD connection.

If no linearity correction is desired, the V_{LIN} pin should be left open. With no linearization, $R_G = 2500 \cdot V_{FS}$, where $V_{FS} = \text{full-scale}$ input range.

RTDs

The text and figures thus far have assumed a Pt100 RTD. With higher resistance RTDs, the temperature range and input voltage variation should be evaluated to ensure proper common-mode biasing of the inputs. As mentioned earlier, R_{CM} can be adjusted to provide an additional voltage drop to bias the inputs of the XTR105 within their common-mode input range.

ERROR ANALYSIS

See Table II for how to calculate the effect various error sources have on circuit accuracy. A sample error calculation for a typical RTD measurement circuit (Pt100 RTD, 200°C measurement span) is provided. The results reveal the XTR105's excellent accuracy, in this case 1.1% unadjusted. Adjusting resistors $R_{\rm G}$ and $R_{\rm Z}$ for gain and offset errors improves circuit accuracy to 0.32%. Note that these are worst-case errors; ensured maximum values were used in the calculations and all errors were assumed to be positive (additive). The XTR105 achieves performance that is difficult to obtain with discrete circuitry and requires less space.

OPEN-CIRCUIT PROTECTION

The optional transistor Q_2 in Figure 3 provides predictable behavior with open-circuit RTD connections. It assures that if any one of the three RTD connections is broken, the XTR105's output current will go to either its high current limit (\approx 27mA) or low current limit (\approx 2.2mA). This is easily detected as an out-of-range condition.




FIGURE 3. Remotely Located RTDs with 3-Wire Connection.



SAMPLE ERROR CALCULATION

				ROR
		SAMPLE	(ppm of F	ull Scale)
ERROR SOURCE	ERROR EQUATION	ERROR CALCULATION(1)	UNADJ.	ADJUST.
INPUT				
Input Offset Voltage	V _{OS} /(V _{IN MAX}) • 10 ⁶	100μV/(800μA • 0.38Ω/°C • 200°C) • 10 ⁶	1645	0
vs Common-Mode	CMRR • ∆CM/(V _{IN MAX}) • 10 ⁶	50μV/V • 0.1V/(800μA • 0.38Ω/°C • 200°C) • 10 ⁶	82	82
Input Bias Current	I _B /I _{REF} • 10 ⁶	0.025µA/800µA • 10 ⁶	31	0
Input Offset Current	I _{OS} • R _{RTD MIN} /(V _{IN MAX}) • 10 ⁶	3nA • 100Ω/(800μA • 0.38Ω/°C • 200°C) • 106	5	0
	OS TRIB WIIIV (TIN WAX)	Total Input Error:	1763	82
EXCITATION				
Current Reference Accuracy	I _{REE} Accuracy (%)/100% • 10 ⁶	0.2%/100% • 10 ⁶	2000	0
vs Supply	(I _{REF} vs V+) • ΔV+	25ppm/V • 5V	125	125
Current Reference Matching	I _{REF} Matching (%)/100% • 800μA •	0.1%/100% • 800μΑ • 100Ω/(800μΑ • 0.38Ω/°C • 200°C) • 10 ⁶	1316	0
•	R _{RTD MIN} /(V _{IN MAX}) • 10 ⁶	, , , ,		
vs Supply	(I _{REF} Matching vs V+) • ΔV+ •	10ppm/V • 5V • 800μA • 100Ω/(800μA • 0.38Ω/°C • 200°C)	66	66
	R _{RTD MIN} /(V _{IN MAX})			
		Total Excitation Error:	3507	191
GAIN	_			
Span	Span Error (%)/100% • 10 ⁶	0.2%/100% • 10 ⁶	2000	0
Nonlinearity	Nonlinearity (%)/100% • 10 ⁶	0.01%/100% • 10 ⁶	100	100
		Total Gain Error:	2100	100
OUTPUT				
Zero Output	(I _{ZERO} – 4mA) /16000μA • 10 ⁶	25μA/16000μA • 10 ⁶	1563	0
vs Supply	(I _{ZERO} vs V+) • ΔV+/16000μA • 10 ⁶	0.2μA/V • 5V/16000μA • 10 ⁶	63	63
		Total Output Error:	1626	63
DRIFT ($\Delta T_A = 20^{\circ}C$)	D:: 4 - AT ///	4 F., 1/100 - 2000 (/2000, A - 2 2000/00 - 200000) - 406	400	400
Input Offset Voltage Input Bias Current (typical)	Drift • ΔT _A /(V _{IN MAX}) • 10 ⁶	1.5μV/°C • 20°C/(800μA • 0.38Ω/°C • 200°C) • 10 ⁶ 20pA/°C • 20°C/800μA • 10 ⁶	493 0.5	493 0.5
1 (71 /	Drift • ΔT _A /800μA • 10 ⁶	•		
Input Offset Current (typical)	Drift • ΔT _A • R _{RTD MIN} /(V _{IN MAX}) • 10 ⁶	5pA/°C • 20°C • 100W/(800μA • 0.38Ω/°C • 200°C) • 106	0.2	0.2
Current Reference Accuracy	Drift • ΔT_A	35ppm/°C • 20°C	700	700
Current Reference Matching	Drift • ΔT _A • 800μA • R _{RTD MIN} /(V _{IN MAX})	15ppm/°C • 20°C • 800μA • 100Ω/(800μA • 0.38Ω/°C • 200°C)	395	395
Span	Drift • ΔT _A	25ppm/°C • 20°C	500	500
Zero Output	Drift • ΔT _A /16000μA • 10 ⁶	0.5μA/°C • 20°C/16000μA • 10 ⁶	626	626
1101011 (0.11)		Total Drift Error:	2715	2715
NOISE (0.1Hz to 10Hz, typ) Input Offset Voltage	v _n /(V _{IN MAX}) • 10 ⁶	0.6μV/(800μA • 0.38Ω/°C • 200°C) • 10 ⁶	10	10
1		, ,	-	-
Current Reference	I _{REF} Noise • R _{RTD MIN} /(V _{IN MAX}) • 10 ⁶	3nA • 100Ω/(800μA • 0.38Ω/°C • 200°C) • 10 ⁶	5	5
Zero Output	I _{ZERO} Noise/16000μA • 10 ⁶	0.03μA/16000μA • 10 ⁶	2	2 17
		Total Noise Error:	17	17

NOTE (1): All errors are min/max and referred to input unless otherwise stated.

TOTAL ERROR: 11728 3168 (1.17%) (0.32%)

TABLE II. Error Calculation.

REVERSE-VOLTAGE PROTECTION

The XTR105's low compliance rating (7.5V) permits the use of various voltage protection methods without compromising operating range. Figure 4 shows a diode bridge circuit that allows normal operation even when the voltage connection lines are reversed. The bridge causes a two diode drop (approximately 1.4V) loss in loop-supply voltage. This results in a compliance voltage of approximately 9V—satisfactory for most applications. If a 1.4V drop in loop supply is too much, a diode can be inserted in series with the loop-supply voltage and the V+ pin. This protects against reverse output connection lines with only a 0.7V loss in loop-supply voltage.

SURGE PROTECTION

Remote connections to current transmitters can sometimes be subjected to voltage surges. It is prudent to limit the maximum surge voltage applied to the XTR105 to as low as practical. Various zener diodes and surge clamping diodes are specially designed for this purpose. Select a clamp diode with as low a voltage rating as possible for best protection. For example, a 36V protection diode will assure proper transmitter operation at normal loop voltages, yet will provide an appropriate level of protection against voltage surges. Characterization tests on three production lots showed no damage to the XTR105 within loop-supply voltages up to 65V.

Most surge protection zener diodes have a diode characteristic in the forward direction that will conduct excessive current, possibly damaging receiving-side circuitry if the loop connections are reversed. If a surge protection diode is used, a series diode or diode bridge should be used for protection against reversed connections.

RADIO FREQUENCY INTERFERENCE

The long wire lengths of current loops invite radio frequency (RF) interference. RF can be rectified by the sensitive input circuitry of the XTR105 causing errors. This generally appears as an unstable output current that varies with the position of loop supply or input wiring.

If the RTD sensor is remotely located, the interference may enter at the input terminals. For integrated transmitter assemblies with short connections to the sensor, the interference more likely comes from the current loop connections.

Bypass capacitors on the input reduce or eliminate this input interference. Connect these bypass capacitors to the I_{RET} terminal (see Figure 5). Although the dc voltage at the I_{RET} terminal is not equal to 0V (at the loop supply, V_{PS}), this circuit point can be considered the transmitter's "ground." The $0.01\mu F$ capacitor connected between V+ and I_O may help minimize output interference.




FIGURE 4. Reverse Voltage Operation and Over-Voltage Surge Protection.






FIGURE 5. Input Bypassing Technique with Linearization.




FIGURE 6. Thermocouple Low Offset, Low Drift Loop Measurement with Diode Cold Junction Compensation.




FIGURE 7. ±12V Powered Transmitter/Receiver Loop.




FIGURE 8. Isolated Transmitter/Receiver Loop.




FIGURE 9. Bridge Input, Current Excitation.





www.ti.com 7-Oct-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
XTR105P	ACTIVE	PDIP	N	14	25	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	XTR105P A	Samples
XTR105PA	ACTIVE	PDIP	N	14	25	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	XTR105P A	Samples
XTR105U	ACTIVE	SOIC	D	14	50	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	XTR105U	Samples
XTR105UA	ACTIVE	SOIC	D	14	50	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	XTR105U A	Samples
XTR105UA/2K5	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR105U A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XTR105UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	XTR105UA/2K5	SOIC	D	14	2500	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
XTR105P	N	PDIP	14	25	506	13.97	11230	4.32
XTR105PA	N	PDIP	14	25	506	13.97	11230	4.32
XTR105U	D	SOIC	14	50	506.6	8	3940	4.32
XTR105UA	D	SOIC	14	50	506.6	8	3940	4.32

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated