







MAX3221 SLLS348P – JUNE 1999 – REVISED JULY 2021

# MAX3221 3-V to 5.5-V RS-232 Line Driver and Receiver With ±15-kV ESD Protection

## 1 Features

- RS-232 Bus-pin ESD protection exceeds ±15 kV using human body model (HBM)
- Meets or exceeds the requirements of TIA/EIA-232-F and ITU V.28 standards
- Operates with 3-V to 5.5-V V<sub>CC</sub> supply
- Operates up to 250 kbps
- One driver and one receiver
- Low standby current: 1 µA typical
- External capacitors: 4 × 0.1 µF
- Accepts 5-V logic input with 3.3-V supply
- Alternative high-speed pin-compatible device (1 Mbps)

   SNx5C3221
- Automatic power-down feature automatically disables drivers for power savings

## 2 Applications

- Industrial PCs
- Wired networking
- · Data center and enterprise computing
- Battery-powered systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-held equipment

## **3 Description**

The MAX3221 device consists of one line driver, one line receiver with dedicated enable pin, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single

3-V to 5.5-V supply. These devices operate at data signaling rates up to 250 kbps and a maximum of 30-V/µs driver output slew rate.


Flexible control options for power management are available when the serial port is inactive. The automatic power-down feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid

RS-232 signal on the receiver input, the driver output is disabled and the supply current is reduced to 1  $\mu$ A. The INVALID output notifies the user if an RS-232 signal is present at the receiver input.

**Device Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)		
MAX3221	SSOP (DB) (32)	6.20 mm × 5.30 mm		
	TSSOP (PW) (32)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Page

## **Table of Contents**

1 Features1	8 Detailed Description	11
2 Applications1	8.1 Overview	11
3 Description1	8.2 Functional Block Diagram	11
4 Revision History2	8.3 Feature Description.	11
5 Pin Configuration and Functions	8.4 Device Functional Modes	12
6 Specifications4	9 Application and Implementation	13
6.1 Absolute Maximum Ratings4	9.1 Application Information	13
6.2 ESD Ratings	9.2 Typical Application	
6.3 Recommended Operating Conditions4	10 Power Supply Recommendations	
6.4 Thermal Information5	11 Layout	15
6.5 Electrical Characteristics – Power5	11.1 Layout Guidelines	
6.6 Electrical Characteristics – Driver5	11.2 Layout Example	
6.7 Electrical Characteristics – Receiver6	12 Device and Documentation Support	
6.8 Electrical Characteristics – Status6	12.1 Support Resources	
6.9 Switching Characteristics – Driver6	12.2 Trademarks	
6.10 Switching Characteristics – Receiver	12.3 Electrostatic Discharge Caution	16
6.11 Switching Characteristics – Status	5	
6.12 Typical Characteristics7	-	
7 Parameter Measurement Information8	Information	

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision O (June 2015) to Revision P (July 2021)	Page
•	Changed the Applications list	1
	Changed the values in the Thermal Information table for DB and PW packages	


#### Changes from Revision N (January 2014) to Revision O (June 2015)

 Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

C	hanges from Revision M (March 2004) to Revision N (January 2013)	Page
•	Updated document to new TI data sheet format - no specification changes	1
	Deleted Ordering Information table	



## **5** Pin Configuration and Functions



## Figure 5-1. DB or PW Package, 16-Pin SSOP or TSSOP, Top View

#### Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
C1+	2		Positive terminals of the voltage-doubler charge-pump capacitors	
C2+	5		rositive terminals of the voltage-doubler charge-pump capacitors	
C1–	4		Negative terminals of the voltage-doubler charge-pump capacitors	
C2–	6		negative terminals of the voltage-doubler charge-pump capacitors	
DIN	11	I	Driver input	
DOUT	13	0	RS-232 driver output	
EN	1	I	Low input enables receiver ROUT output. High input sets ROUT to high impedance.	
FORCEOFF	16	I	Automatic power-down control input	
FORCEON	12	I	Automatic power-down control input	
GND	14	_	Ground	
INVALID	10	0	Invalid output pin. Output low when all RIN inputs are unpowered.	
RIN	8	I	RS-232 receiver input	
ROUT	9	0	Receiver output	
V <sub>CC</sub>	15	—	3-V to 5.5-V supply voltage	
V+	3	0	5.5-V supply generated by the charge pump	
V–	7	0	–5.5-V supply generated by the charge pump	



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
	V <sub>CC</sub> to GND		-0.3	6		
	V+ to GND	-0.3	7	V		
	V- to GND			-7	] <b>`</b>	
	V+ +  V-  <sup>(2)</sup>		13			
v	Input voltage	DIN, EN, FORCEOFF, and FORCEON to GND	-0.3	6	v	
VI		RIN to GND		±25		
v	Output voltage	DOUT to GND		±13.2	v	
Vo		ROUT to GND	-0.3	V <sub>CC</sub> + 0.3		
TJ	Junction temperature <sup>(3)</sup>			150	°C	
T <sub>stg</sub>	Storage temperature range		-65	150		

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) V+ and V- can have maximum magnitudes of 7 V, but their absolute difference cannot exceed 13 V.

(3) Maximum power dissipation is a function of  $T_J(max)$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A) / R_{\theta JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub> E			All pins except 8, 13	±3000	
	Electrostatic discharge		Pins 8, 13	±15,000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

 $(\text{see Figure 9-1})^{(1)}$ 

				MIN	NOM	MAX	UNIT
	Supply voltage		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	V
			V <sub>CC</sub> = 5 V	4.5	5	5.5	v
	Driver high level input veltage	DIN, FORCEOFF,	V <sub>CC</sub> = 3.3 V	2			V
VIH	V <sub>IH</sub> Driver high-level input voltage	FORCEON, EN	V <sub>CC</sub> = 5 V	2.4			v
VIL	Driver low-level input voltage	DIN, FORCEOFF, FORCEON, EN				0.8	V
VI	Driver input voltage	Driver input voltage DIN, FORCEOFF, FORCEON, EN		0		5.5	V
.	Receiver input voltage			-25		25	
-	Operating free air temperature			0		70	°C
T <sub>A</sub>	Operating free-air temperature		MAX32211	-40		85	C

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



#### 6.4 Thermal Information

		MAX		
	THERMAL METRIC <sup>(1)</sup>	DB (SSOP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.8	110.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.9	41.7	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	57.6	57.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	14.1	4.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	56.8	56.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics – Power

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(2)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
I <sub>I</sub>	Input leakage current	FORCEOFF, FORCEON, EN				±0.01	±1	μA
	Supply current	Automatic power-down disabled		No load, FORCEOFF and FORCEON at V <sub>CC</sub>		0.3	1	mA
		Powered off	No load,	No load, FORCEOFF at GND		1	10	
ICC		Automatic power-down enabled	V <sub>CC</sub> = 3.3 V to 5 V	No load, FORCEOFF at V <sub>CC</sub> , FORCEON at GND, All RIN are open or grounded		1	10	μA

(1)

All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2)

#### 6.6 Electrical Characteristics – Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(3)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	$D_{OUT}$ at $R_L = 3 \text{ k}\Omega$ to GND,	D <sub>IN</sub> = GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	$D_{OUT}$ at $R_L = 3 \text{ k}\Omega$ to GND,	D <sub>IN</sub> = V <sub>CC</sub>	-5	-5.4		V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = V <sub>CC</sub>			±0.01	±1	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND			±0.01	±1	μA
	Short-circuit output current <sup>(2)</sup>	V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 0 V		±35	±60	mA
I <sub>OS</sub>		V <sub>CC</sub> = 5.5 V	V <sub>O</sub> = 0 V		±35	±60	
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V– = 0 V	$V_0 = \pm 2 V$	300	10M		Ω
l <sub>off</sub>	Output leakage current		$V_{O} = \pm 12 V,$ $V_{CC} = 3 V \text{ to } 3.6 V$			±25	
		FORCEOFF = GND	$V_{O} = \pm 12 V,$ $V_{CC} = 4.5 V \text{ to } 5.5 V$			±25	μA

All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C. (1)

Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one (2) output should be shorted at a time.

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 (3)

### 6.7 Electrical Characteristics – Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = –1 mA	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3 V		1.5	2.4	V
	Positive-going input the should voltage	V <sub>CC</sub> = 5 V		1.8	2.4	v
V	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.1		V
V <sub>IT-</sub>	Negative-going input the shou voltage	V <sub>CC</sub> = 5 V	0.8	1.4		v
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> )			0.5		V
I <sub>off</sub>	Output leakage current	FORCEOFF = 0 V		±0.05	±10	μA
r <sub>i</sub>	Input resistance	$V_1 = \pm 3 V$ to $\pm 25 V$	3	5	7	kΩ

(1) All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

(2) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

#### 6.8 Electrical Characteristics – Status

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>T+(valid)</sub>	Receiver input threshold for INVALID high- level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>			2.7	V
V <sub>T-(valid)</sub>	Receiver input threshold for INVALID high- level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-2.7			V
V <sub>T(invalid)</sub>	Receiver input threshold for INVALID low- level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-0.3		0.3	V
V <sub>OH</sub>	INVALID high-level output voltage	$I_{OH} = -1 \text{ mA},$ FORCEON = GND, FORCEOFF = V <sub>CC</sub>	V <sub>CC</sub> – 0.6			v
V <sub>OL</sub>	INVALID low-level output voltage	$I_{OH} = -1 \text{ mA},$ FORCEON = GND, FORCEOFF = V <sub>CC</sub>			0.4	v

(1) All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

(2) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

#### 6.9 Switching Characteristics – Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(3)</sup>

	PARAMETER	TEST CC	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Maximum data rate	$C_L$ = 1000 pF, $R_L$ = 3 k $\Omega$ see Figure 7-1	150	250		kbps	
t <sub>sk(p)</sub>	Pulse skew <sup>(2)</sup>	$C_L$ = 150 to 2500 pF, $R_L$ see Figure 7-2		100		ns	
SR(tr)	Slew rate, transition region	V <sub>CC</sub> = 3.3 V,	C <sub>L</sub> = 150 to 1000 pF	6		30	V/µs
	(see Figure 7-1)	$R_L = 3 k\Omega$ to 7 k $\Omega$	C <sub>L</sub> = 150 to 2500 pF	4		30	v/µs

(1) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(2) Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

(3) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



#### 6.10 Switching Characteristics – Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(3)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF, see Figure 7-3		150		ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF, see Figure 7-3		150		ns
t <sub>en</sub>	Output enable time	$C_L$ = 150 pF, $R_L$ = 3 k $\Omega$ , see Figure 7-4		200		ns
t <sub>dis</sub>	Output disable time	$C_L$ = 150 pF, R <sub>L</sub> = 3 k $\Omega$ , see Figure 7-4		200		ns
t <sub>sk(p)</sub>	Pulse skew <sup>(2)</sup>	See Figure 7-3		50		ns

(1)

(2)

All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device. Test conditions are C1–C4 = 0.1 µF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2–C4 = 0.33 µF at V<sub>CC</sub> = 5 V ± 0.5 V. (3)

#### 6.11 Switching Characteristics – Status

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(2)</sup>


	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>valid</sub>	Propagation delay time, low- to high-level output		1		μs
t <sub>invalid</sub>	Propagation delay time, high- to low-level output		30		μs
t <sub>en</sub>	Supply enable time		100		μs

(1)


All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2)

### 6.12 Typical Characteristics

 $V_{CC} = 3.3 V$ 




### 7 Parameter Measurement Information



A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbps,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10 \text{ ns}$ .


#### Figure 7-1. Driver Slew Rate



A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbps,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.


#### Figure 7-2. Driver Pulse Skew



B. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10 \text{ ns}$ ,  $t_f \le 10 \text{ ns}$ .

### Figure 7-3. Receiver Propagation Delay Times






- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10 \text{ ns}$ .
- C.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $\label{eq:D_based} D. \quad t_{PZL} \text{ and } t_{PZH} \text{ are the same as } t_{en}.$

#### Figure 7-4. Receiver Enable and Disable Times





current to 1 µA.

Figure 7-5. INVALID Propagation Delay Times and Driver Enabling Time



## 8 Detailed Description


#### 8.1 Overview

The MAX3221 device is a one-driver and one-receiver RS-232 interface device. All RS-232 inputs and outputs are protected to  $\pm 15$  kV using the Human Body Model. The charge pump requires only four small 0.1-µF capacitors for operation from a 3.3-V supply. The MAX3221 is capable of running at data rates up to 250 kbps, while maintaining RS-232-compliant output levels.

Automatic power-down can be disabled when FORCEON and FORCEOFF are high. With automatic powerdown plus enabled, the device activates automatically when a valid signal is applied to any receiver input. The device can automatically power down the driver to save power when the RIN input is unpowered.

 $\overline{\text{INVALID}}$  is high (valid data) if receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 µs.  $\overline{\text{INVALID}}$  is low (invalid data) if receiver input voltages are between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 7-5 for receiver input levels.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors. Auto-power-down feature for driver is controlled by FORCEON and FORCEOFF inputs. Receiver is controlled by EN input. See Table 8-1 and Table 8-2

When MAX3221 is unpowered, it can be safely connected to an active remote RS232 device.

#### 8.3.2 RS232 Driver

One driver interfaces standard logic level to RS232 levels. DIN input must be valid high or low.

#### 8.3.3 RS232 Receiver

One receiver interfaces RS232 levels to standard logic levels. An open input will result in a high output on ROUT. RIN input includes an internal standard RS232 load. A logic high input on the  $\overline{EN}$  pin will shutdown the receiver output.

#### 8.3.4 RS232 Status

The INVALID output goes low when RIN input is unpowered for more than 30  $\mu$ s. The INVALID output goes high when receiver has a valid input. The INVALID output is active when V<sub>cc</sub> is powered irregardless of FORCEON and FORCEOFF inputs (see Table 8-3).



#### 8.4 Device Functional Modes

Table 8-1, Table 8-2, and Table 8-3 show the behavior of the driver, receiver, and INVALID(activelow) features under all possible relevant combinations of inputs.

INPUTS				OUTPUT							
DIN FORCEON FORCEOFF		VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS							
Х	X	L	X	Z	Powered off						
L	Н	Н	X	Н	Normal operation with						
Н	Н	Н	X	L	automatic power down disabled						
L	L	Н	Yes	Н	Normal operation with						
Н	L	Н	Yes	L	automatic power down enabled						
L	L	Н	No	Z	Powered off by						
Н	L	Н	No	Z	automatic power down feature						

#### Table 8-1. Driver<sup>(1)</sup>

(1) H = high level, L = low level, X = irrelevant, Z = high impedance, Yes = |RIN| > 2.7 V, No = |RIN| < 0.3 V

Table 8-2. Receiver <sup>(1)</sup>										
INPUTS	INPUTS OUTPUT									
RIN	ĒN	VALID RIN RS-232 LEVEL	ROUT	RECEIVER STATUS						
X	Н	X	Z	Output off						
L	L	X	н							
Н	L	Х	L	Normal operation						
Open	L	No	Н							

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

#### Table 8-3. INVALID (1)

INPUTS	OUTPUT			
RIN	FORCEON	FORCEOFF	EN	INVALID
L	X	Х	Х	Н
Н	X	Х	Х	Н
Open	X	X	Х	L

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off




Figure 8-1. Logic Diagram



### **9** Application and Implementation

#### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The MAX3221 line driver and receiver is a specialized device for 3-V to 5.5-V RS-232 communication applications. This application is a generic implementation of this device with all required external components. For proper operation, add capacitors as shown in Figure 9-1.

#### 9.2 Typical Application

ROUT and DIN connect to UART or general purpose logic lines. FORCEON and  $\overline{\text{FORCEOFF}}$  may be connected general purpose logic lines or tied to ground or V<sub>CC</sub>. INVALID may be connected to a general purpose logic line or left unconnected. RIN and DOUT lines connect to a RS232 connector or cable. DIN, FORCEON, and FORCEOFF inputs must not be left unconnected.



 $^{\dagger}$  C3 can be connected to V<sub>CC</sub> or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V <sub>CC</sub> vs CAPACITOR VALUES									
Vcc	C1	C2, C3, and C4							
3.3 V ± 0.3 V	0.1 μF	0.1 µF							
5 V ± 0.5 V 3 V to 5.5 V	0.047 μF 0.1 μF	0.33 μF 0.47 μF							

V<sub>CC</sub> vs CAPACITOR VALUES

Figure 9-1	. Typical Operating	Circuit and Capacitor Values
------------	---------------------	------------------------------



#### 9.2.1 Design Requirements

- Recommended  $V_{CC}$  is 3.3 V or 5 V.
  - 3 V to 5.5 V is also possible
- Maximum recommended bit rate is 250 kbps.
- Use capacitors as shown in Figure 9-1.

### 9.2.2 Detailed Design Procedure

- DIN, FORCEOFF and FORCEON inputs must be connected to valid low or high logic levels.
- Select capacitor values based on VCC level for best performance.

#### 9.2.3 Application Curve

Curves for  $V_{CC}$  of 3.3 V and 250 kbps alternative bit data stream.




Figure 9-2. 250-kbps Driver to Receiver Loopback Timing Waveform, V<sub>CC</sub> = 3.3 V

## **10 Power Supply Recommendations**

TI recommends a 0.1-µF capacitor to filter noise on the power supply pin. For additional filter capability, a 0.01-µF capacitor may be added in parallel as well. Power supply input voltage is recommended to be any valid level in *Recommended Operating Conditions*.



## 11 Layout

### **11.1 Layout Guidelines**

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times.

#### 11.2 Layout Example




Figure 11-1. Layout Diagram



## 12 Device and Documentation Support

### 12.1 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.2 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.4 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3221CDBR	ACTIVE	SSOP	DB	10	2000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3221C	
MAX322TCDBR	ACTIVE	550P	UВ	16	2000	KONS & Green	NIPDAU	Level-1-200C-UNLIW	0 to 70	WIA32210	Samples
MAX3221CDBRG4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3221C	Samples
MAX3221CPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3221C	Samples
MAX3221CPWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3221C	Samples
MAX3221CPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3221C	Samples
MAX3221IDBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3221I	Samples
MAX3221IDBRE4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3221I	Samples
MAX3221IDBRG4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3221I	Samples
MAX3221IPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	MB3221I	Samples
MAX3221IPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3221I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF MAX3221 :

Enhanced Product : MAX3221-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

www.ti.com

TEXAS

NSTRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3221CDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3221CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221IDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3221IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221IPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221IPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

9-Aug-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	таскаде туре	r ackage Drawing	1 1113	51 4	Lengui (iiiii)	widdii (iiiiii)	neight (min)
MAX3221CDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3221CPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221CPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221IDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3221IPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
MAX3221IPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221IPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221IPWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221IPWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0

# **PW0016A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **DB0016A**



## **PACKAGE OUTLINE**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



# DB0016A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DB0016A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated