

on Semiconductor® FDMS3602S

PowerTrench[®] Power Stage

25 V Asymmetric Dual N-Channel MOSFET General Description

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 5.6 m Ω at V_{GS} = 10 V, I_D = 15 A
- Max $r_{DS(on)} = 8.1 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 14 \text{ A}$

Q2: N-Channel


- Max r_{DS(on)} = 2.2 mΩ at V_{GS} = 10 V, I_D = 26 A
- Max r_{DS(on)} = 3.4 mΩ at V_{GS} = 4.5 V, I_D = 22 A
- Low inductance packaging shortens rise/fall times, resulting in lower switching losses
- MOSFET integration enables optimum layout for lower circuit inductance and reduced switch node ringing
- RoHS Compliant

 \bigcirc

This device includes two specialized N-Channel MOSFETs in a dual PQFN package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFETTM (Q2) have been designed to provide optimal power efficiency.

Applications

- Computing
- Communications
- General Purpose Point of Load
- Notebook VCORE
- Server



Top Bottom MOSFET Maximum Ratings T_A = 25°C unless otherwise noted.

Symbol	Parameter		Q1	Q2	Units	
V _{DS}	Drain to Source Voltage		25	25	V	
V _{GS}	Gate to Source Voltage	(Note 3)	±20	±20	V	
	Drain Current -Continuous (Package limited)	T _C = 25 °C	30	40		
I _D	-Continuous (Silicon limited) T _C		65	135	А	
·D	-Continuous	T _A = 25 °C	15 ^{1a}	26 ^{1b}		
	-Pulsed		40	100		
E _{AS}	Single Pulse Avalanche Energy		50 ⁴	144 ⁵	mJ	
PD	Power Dissipation for Single Operation $T_A = 25$ Power Dissipation for Single Operation $T_A = 25$		2.2 ^{1a}	2.5 ^{1b}	W	
· D			1.0 ^{1c}	1.0 ^{1d}	vv	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to	+150	°C	

Thermal Characteristics

R_{\thetaJA}	Thermal Resistance, Junction to Ambient	57 ^{1a}	50 ^{1b}	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	125 ^{1c}	120 ^{1d}	°C/W
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	3.5	2	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
22OA N7OC	FDMS3602S	Power 56	13"	12 mm	3000 units

FDMS3602S
PowerTrench [®]
Power Stage

Symbol	Parameter	Test Conditions		Туре	Min.	Тур.	Max.	Units
Off Chara	cteristics							
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, V_{GS} = 0$		Q1	25			V
∆BV _{DSS}	Breakdown Voltage Temperature	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$ $I_D = 250 \mu\text{A}, \text{ reference}$		Q2 Q1	25	20		
ΔT_J	Coefficient	$I_D = 10$ mA, reference		Q2		20		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20 V, V_{GS} = 0$	V	Q1 Q2			1 500	μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V		Q1 Q2			100 100	nA nA
On Chara	cteristics							
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, \ I_D = 250$		Q1	1	1.8	3	V
		$V_{GS} = V_{DS}, I_D = 1 \text{ m}$		Q2	1	1.9	3	•
$\frac{\Delta V_{GS(th)}}{\Delta T_{I}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu A$, reference $I_D = 10 \ mA$, reference		Q1 Q2		-6 -5		mV/°C
0		$V_{GS} = 10 \text{ V}, I_D = 15$				4.4	5.6	
	Static Drain to Source On Resistance	$V_{GS} = 4.5 V, I_D = 14$		Q1		6.2	8.1	
r _{DS(on)}		$V_{GS} = 10$ V, $I_D = 15$ A, $T_J = 125^{\circ}C$				5.9 1.7	8.7 2.2	mΩ
		$ \begin{array}{c} V_{GS} = 10 \ V, \ I_D = 26 \ A \\ V_{GS} = 4.5 \ V, \ I_D = 22 \ A \\ V_{GS} = 10 \ V, \ I_D = 26 \ A, \ T_J = 125^\circ C \end{array} \right. \ \ Q2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		Q2		2.6	2.2 3.4	
						2.5	3.9	
9 _{FS}	Forward Transconductance	$V_{DD} = 5 V, I_D = 15 A$ $V_{DD} = 5 V, I_D = 26 A$		Q1 Q2		67 132		S
Dynamic	Characteristics						1	
-		Q1		Q1		1264	1680	- 5
C _{iss}	Input Capacitance	$V_{DS} = 13 \text{ V}, V_{GS} = 0 \text{ V}, \text{ f} = 1 \text{ MHZ}$		Q2		3097	4120	pF
C _{oss}	Output Capacitance			Q1 Q2		340 847	450 1130	pF
•		$V_{DS} = 13 \text{ V}, V_{GS} = 0$	V, f = 1 MHZ	Q1		58	90	_
C _{rss}	Reverse Transfer Capacitance			Q2		138	210	pF
R _g	Gate Resistance			Q1 Q2	0.2 0.2	0.6 0.9	2 3	Ω
Switching	Characteristics			~-	0.2	0.0	0	
	·			Q1		7.9	16	
t _{d(on)}	Turn-On Delay Time	Q1 $V_{DD} = 13 \text{ V}, I_D = 15 \text{ A}, R_{GEN} = 6 \Omega$ Q2 $V_{DD} = 13 \text{ V}, I_D = 26 \text{ A}, R_{GEN} = 6 \Omega$		Q2		12	22	ns
t _r	Rise Time			Q1 Q2		2 4.2	10 10	ns
t _{d(off)}	Turn-Off Delay Time			Q1 Q2		19 31	34 50	ns
t _f	Fall Time			Q1 Q2		1.8 3.2	10 10	ns
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0V$ to 10 V	Q1	Q1		19	27	nC
		V _{DD} = 13 V,	Q2 Q1		45 9	64 13		
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0V \text{ to } 4.5 \text{ V}$ $I_D = 15 \text{ A}$	Q2		21	30	nC	
Q _{gs}	Gate to Source Charge	Q2 V _{DD} = 13 V, I _D = 26 A		Q1 Q2		3.9 9.1		nC
				Q1		2.4		1

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted.									
Symbol	Parameter	Test Conditions		Туре	Min.	Тур.	Max.	Units	
Drain-Soι	rce Diode Characteristics								
V _{SD}	Source-Drain Diode Forward Voltage	00 / 0	(Note 2) (Note 2)	Q1 Q2		0.8 0.8	1.2 1.2	V	
t _{rr}	Reverse Recovery Time	Q1 I _F = 15 A, di/dt = 100 A/s		Q1 Q2		21 28	34 44	ns	
Q _{rr}	Reverse Recovery Charge	Q2 I _F = 26 A, di/dt = 300 A/s	-	Q1 Q2		6.6 28	13 44	nC	

Notes:

1. R_{0JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



c. 125 °C/W when mounted on a minimum pad of 2 oz copper

a. 57 °C/W when mounted on

a 1 in² pad of 2 oz copper



80000

b. 50 °C/W when mounted on a 1 in² pad of 2 oz copper


d. 120 °C/W when mounted on a minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300 $\ \mu\text{s},$ Duty cycle < 2.0%.

3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.


4. E_{AS} of 50 mJ is based on starting T_J = 25 °C; N-ch: L = 1 mH, I_{AS} = 10 A, V_{DD} = 23 V, V_{GS} = 10 V. 100% test at L= 0.1 mH, I_{AS} = 22 A.


5. E_{AS} of 144 mJ is based on starting T_J = 25 °C; N-ch: L = 1 mH, I_{AS} = 17 A, V_{DD} = 23 V, V_{GS} = 10 V. 100% test at L= 0.1 mH, I_{AS} = 36 A.




Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.





















Typical Characteristics (continued)

SyncFET[™] Schottky body diode Characteristics

Fairchild's SyncFETTM process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDMS3602S.

30 25 20 CURRENT (A) di/dt = 300 A/µs 15 10 5 0 -5 0 50 100 150 200 250 TIME (ns)

Figure 27. FDMS3602S SyncFET[™] Body Diode Reverse Recovery Characteristic

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.






Figure 28. SyncFET[™] Body Diode Reverse Leakage vs. Drain-Source Voltage

Application Information

1. Switch Node Ringing Suppression

Fairchild's Power Stage products incorporate a proprietary design* that minimizes the peak overshoot, ringing voltage on the switch node (PHASE) without the need of any external snubbing components in a buck converter. As shown in the figure 29, the Power Stage solution rings significantly less than competitor solutions under the same set of test conditions.









2. Recommended PCB Layout Guidelines

As a PCB designer, it is necessary to address critical issues in layout to minimize losses and optimize the performance of the power train. Power Stage is a high power density solution and all high current flow paths, such as VIN (D1), PHASE (S1/D2) and GND (S2), should be short and wide for better and stable current flow, heat radiation and system performance. A recommended layout procedure is discussed below to maximize the electrical and thermal performance of the part.







Following is a guideline, not a requirement which the PCB designer should consider:

1. Input ceramic bypass capacitors C1 and C2 must be placed close to the D1 and S2 pins of Power Stage to help reduce parasitic inductance and high frequency conduction loss induced by switching operation. C1 and C2 show the bypass capacitors placed close to the part between D1 and S2. Input capacitors should be connected in parallel close to the part. Multiple input caps can be connected depending upon the application.

2. The PHASE copper trace serves two purposes; In addition to being the current path from the Power Stage package to the output inductor (L), it also serves as heat sink for the lower FET in the Power Stage package. The trace should be short and wide enough to present a low resistance path for the high current flow between the Power Stage and the inductor. This is done to minimize conduction losses and limit temperature rise. Please note that the PHASE node is a high voltage and high frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. The reference layout in figure 31 shows a good balance between the thermal and electrical performance of Power Stage.


3. Output inductor location should be as close as possible to the Power Stage device for lower power loss due to copper trace resistance. A shorter and wider PHASE trace to the inductor reduces the conduction loss. Preferably the Power Stage should be directly in line (as shown in figure 31) with the inductor for space savings and compactness.

4. The PowerTrench[®] Technology MOSFETs used in the Power Stage are effective at minimizing phase node ringing. It allows the part to operate well within the breakdown voltage limits. This eliminates the need to have an external snubber circuit in most cases. If the designer chooses to use an RC snubber, it should be placed close to the part between the PHASE pad and S2 pins to dampen the high-frequency ringing.

5. The driver IC should be placed close to the Power Stage part with the shortest possible paths for the High Side gate and Low Side gates through a wide trace connection. This eliminates the effect of parasitic inductance and resistance between the driver and the MOSFET and turns the devices on and off as efficiently as possible. At higher-frequency operation this impedance can limit the gate current trying to charge the MOSFET input capacitance. This will result in slower rise and fall times and additional switching losses. Power Stage has both the gate pins on the same side of the package which allows for back mounting of the driver IC to the board. This provides a very compact path for the drive signals and improves efficiency of the part.

6. S2 pins should be connected to the GND plane with multiple vias for a low impedance grounding. Poor grounding can create a noise transient offset voltage level between S2 and driver ground. This could lead to faulty operation of the gate driver and MOSFET.

7. Use multiple vias on each copper area to interconnect top, inner and bottom layers to help smooth current flow and heat conduction. Vias should be relatively large, around 8 mils to 10 mils, and of reasonable inductance. Critical high frequency components such as ceramic bypass caps should be located close to the part and on the same side of the PCB. If not feasible, they should be connected from the backside via a network of low inductance vias.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative