

# **MP020-5** Offline, Primary-Side Regulator with CC/CV Control and a 700V FET

DESCRIPTION

The MP020-5 is an offline, primary-side regulator that provides accurate constant voltage and constant current regulation without an opto-coupler or a secondary feedback circuit. It has an integrated 700V MOSFET.

The MP020-5's variable off-time control allows a flyback converter to operate in discontinuous conduction mode. The MP020-5 also features protection functions such as VCC under-voltage lockout, over-current protection, overtemperature protection, open circuit protection (OCkP) and over-voltage protection. Its internal high-voltage start-up current source and powersaving technologies limit the no-load power consumption to less than 30mW.

The MP020-5's variable-switching-frequency technology provides natural spectrum shaping to smooth the EMI signature, making it suitable for offline, low-power battery chargers and adapters.

The MP020-5 is available in SOIC8-7A.

Dort Num	Ron	Maximum Output Power (85-265Vac)		
Part Num.		Adapter	Open Frame	
MP020-5GS	10Ω	<b>5</b> W	8W	


# **FEATURES**


- Primary-Side–Control without Opto-Coupler or Secondary Feedback Circuit
- Precise Constant Current and Constant Voltage Control (CC/CV)
- Integrated 700V MOSFET with Minimal External Components
- Variable, Off-Time, Peak-Current Control
- 550µA High-Voltage Current Source
- 30mW No-Load Power Consumption
- Programmable Cable Compensation
- Multiple Protections: OVP, OCP, OCkP, OTP, and VCC UVLO
- Natural Spectrum Shaping for Improved EMI Signature
- Low Cost and Simple External circuit
- SOIC8-7A Package

# APPLICATIONS

- Cell Phone Chargers
  - Adapters for Handheld Electronics Stand-By and Auxiliary Power Supplies Small Appliances

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology", are Registered Trademarks of Monolithic Power Systems, Inc.







#### Part Number\* Package Top Marking MP020-5GS SOIC8-7A MP020-5 \* For Tape & Reel, add suffix -Z (e.g. MP020-5GS-Z); PACKAGE REFERENCE **TOP VIEW** VCC 8 DRAIN GND FΒ 6 GND 3 5 GND CP 4 SOIC8-7A Thermal Resistance <sup>(4)</sup> ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup> θ<sub>JA</sub> $\theta_{JC}$ Drain to GND......-0.7V to 700V SOIC8-7A 76.. 45 ... °C/W V<sub>CC</sub> to GND .....-0.3V to 30V Notes: Exceeding these ratings may damage the device. 1) The maximum allowable power dissipation is a function of the FB Input.....-0.7V to 10V 2) maximum junction temperature T<sub>J</sub> (MAX), the junction-to-Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(2)}$ ambient thermal resistance $\theta_{JA}$ , and the ambient temperature TA. The maximum allowable continuous power dissipation at SOIC8-7A......1.3W any ambient temperature is calculated by $P_D$ (MAX) = (T\_J (MAX)-T\_A)/\theta\_{JA}. Exceeding the maximum allowable power Lead Temperature ...... 260°C dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent ESD Capability Human Body Mode ...... 2.0kV damage. The device is not guaranteed to function outside of its operating conditions. Recommended Operating Conditions <sup>(3)</sup> Measured on JESD51-7, 4-layer PCB. Operating Junction Temp. (T<sub>J</sub>). -40°C to +125°C

# **ORDERING INFORMATION**




# **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 15V,  $T_A$  = 25°C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Max	Units	
Supply Voltage Management (VCC Pin)							
Vcc ON threshold	Vссн		16.8	17.3	17.8	V	
Vcc OFF threshold	Vccl		6	6.3	6.6	V	
V <sub>CC</sub> operating voltage			6.6		28	V	
Quiescent current	lq	At no load condition, Vcc=20V		360	410	μA	
Operating current	I <sub>OP</sub>	60kHz, V <sub>CC</sub> =20V		500		μA	
Leakage current from VCC Pin	ILeak_VCC	V <sub>cc</sub> =0V→16V, Drain float		0.1	1	μA	
Internal MOSFET (Drain Pin)							
Break-down Voltage	VBRDSS	V <sub>CC</sub> =20V, V <sub>FB</sub> =7V	700			V	
Supply current from Drain Pin	Supply current from Drain Pin Icharge Vcc=4V, VDrain=100V		450	550	750	μA	
Leakage current from Drain Pin	ILeak_Drain	V <sub>DS</sub> =500V <sub>DC</sub>		1	10	μA	
On-state resistance	R <sub>ON</sub>	I <sub>D</sub> =10mA, T <sub>J</sub> =20°C		10	13	Ω	
Minimum switching frequency	f <sub>MIN</sub>	At no load condition		120		Hz	
Internal Current Sense							
Current limit	I <sub>Limit</sub>	V <sub>FB</sub> =-0.5V	365	380	395	mA	
Leading-edge blanking	<b>t</b> LEB		230	300	370	ns	
Feedback input (FB Pin)							
FB pin input current	Ігв	VFB=4V, VCP=3V	12	16	20	μA	
Feedback threshold	ck threshold VFB 3.93 4 4.07 V		V				
DCM detect threshold V <sub>DCM</sub>		80	120	160	mV		
FB open-circuit threshold		-0.22	-0.15	-0.08	V		
FB OVP threshold	VFBOVP		6.2	6.35	6.5	V	
OVP sample delay	tovp			3.5		μs	
Output Cable Compensation	CP Pin)						
Cable compensation voltage Vcp Full load			2		V		
Thermal Shutdown							
Thermal shutdown threshold				150		°C	
Thermal shutdown recovery 120					°C		



**TYPICAL CHARACTERISTICS** 










# **TYPICAL PERFORMANCE CHARACTERISTICS**

<u>n pc</u>

Performance waveforms are tested on the evaluation board of the Design Example section.  $V_{IN} = 230Vac$ ,  $V_{OUT} = 5V$ ,  $I_{OUT}=1A$ , L = 1.6mH,  $T_A = 25^{\circ}C$ , unless otherwise noted.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



# TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

Performance waveforms are tested on the evaluation board of the Design Example section.  $V_{IN} = 230VAC$ ,  $V_{OUT} = 5V$ ,  $I_{OUT}=1A$ , L = 1.6mH,  $T_A = 25^{\circ}C$ , unless otherwise noted.






# **PIN FUNCTIONS**

SOIC8-7A Pin #	Name	Description	
1		Supply. IC begins functioning when V <sub>CC</sub> charges to V <sub>CCH</sub> through an internal high-voltage current source. When V <sub>CC</sub> falls below V <sub>CCL</sub> , the internal high-voltage current source turns on to charge V <sub>CC</sub> . Connect 0.1 $\mu$ F decoupling ceramic capacitor for most applications.	
3	FB	Feedback. Provides the output reference voltage and detects falling voltage edges to determine the operation mode (CV mode and CC mode).	
4	СР	Output Cable Compensation. Connect a 1µF ceramic capacitor as a low pass filter. The upper resistor of resistor divider connected to FB adjusts the compensation voltage.	
2, 5, 6	GND	Ground.	
8	Drain	Internal MOSFET Drain. Input for the high-voltage start-up current source.	



# FUNCTIONAL BLOCK DIAGRAM





# **OPERATION**





Figure 2: Simplified Flyback Converter

### Startup

Initially, the IC is self-supplying through the internal high-voltage current source, which is drawn from the Drain pin. The internal high-voltage current source will turn off for better efficiency when  $V_{CC}$  reaches the  $V_{CC}$  ON threshold. Then the transformer's auxiliary winding takes over as the power source. When  $V_{CC}$  falls below the  $V_{CC}$  OFF threshold, the IC stops switching and the internal high-voltage current source turns on again. See Figure 3 for the start-up waveform.



# Working Principle After startup, the internal MOSFET turns on and the current sense resistor (R<sub>CS</sub>) senses the primary current i<sub>P</sub>(t) internally. The current rises linearly at a rate of: $\frac{di_{P}(t)}{dt} = \frac{V_{IN}}{L_{M}}$ IPK



As illustrated in Figure 4, when  $i_P(t)$  rises up to  $I_{PK}$ , the internal MOSFET turns off. Then, the energy stored in the inductor transfers to secondary-side through the transformer.

The inductor,  $L_M$ , stores energy with each cycle as a function of:

$$\mathsf{E} = \frac{1}{2} \mathsf{L}_{\mathsf{M}} \times \mathsf{I}_{\mathsf{PK}}^2$$

So the power transferred from the input to the output is:

 $P = \frac{1}{2}L_{M} \times I_{PK}^{2} \times f_{S}$ 

Where  $f_S$  is the switching frequency. When  $I_{PK}$  is constant, the output power depends on  $f_{S.}$ 

# **Constant-Voltage Operation**

The MP020-5 detects the auxiliary winding voltage from the FB pin and operates in constant voltage (CV) mode to regulate the output voltage.

Assume the secondary winding is the master and the auxiliary winding is the slave. When the secondary-side diode turns on, the FB pin voltage is:



$$V_{FB} = \frac{N_{P\_AU}}{N_{S}} \times (V_{O} + V_{D}) \times \frac{R_{DOWN}}{R_{UP} + R_{DOWN}}$$

Where

- V<sub>D</sub> is the secondary-side-diode forward-drop voltage,
- Vo is the output voltage,
- N<sub>P\_AU</sub> and N<sub>S</sub> are the number of auxiliary winding and secondary side winding turns (respectively), and
- R<sub>UP</sub> and R<sub>DOWN</sub> are the resistor-divider for sampling.





Figure 5: Auxiliary Voltage Waveform

The output voltage differs from the secondary voltage due to the current-dependant forwarddiode voltage drop. If the secondary voltage is always detected at a fixed secondary current, the difference between the output voltage and the secondary voltage is a fixed  $V_D$ . The MP020-5 samples the auxiliary winding voltage 3.5µs after the primary switch turns off. The CV loop control function turns the secondary side diode off to regulate the output voltage.

# **Constant Current Operation**

Figure 6 shows the constant-current operation.





The flyback always works in DCM, and the ZCD sample block can detect the duty cycle of the secondary-side diode.

In constant current (CC) operation, the product of  $V_{\text{ZCD}}$  and  $I_{\text{pk}}$  approximately equals  $I_{\text{O}\_\text{REF}}$ 

 ${\rm I_{O\_REF}} = {\rm V_{ZCD}} \times {\rm I_{PK}}$ 


So, the calculated output current from the  $I_0$  estimator block compares with reference value,  $I_{0\_REF}$ , and the error signal,  $V_{COMP\_I}$ , controls the turn on signal of the integral MOSFET. So  $I_0$  is then.

$$I_{O} = \frac{1}{2} \times \frac{N_{P}}{N_{S}} \times I_{O\_REF}$$

The MP020-5 maintains Io\_REF as 0.152A.

### Leading-Edge Blanking

The parasitic capacitances induce a spike on the sense resistor when the power switch turns on. The MP020-5 includes a 300ns leadingedge blanking period to avoid falsely terminating the switching pulse. During this blanking period, the current sense comparator is disabled and the gate driver can not switch off. Figure 7 shows the leading-edge blanking.



# Figure 7: Leading-Edge Blanking

### **DCM** Detection

The MP020-5 operates in discontinuous conduction mode (DCM) in both CV and CC modes. To avoid operating in continuous conduction mode (CCM), the MP020-5 detects the falling edge of the FB input voltage with each cycle. If the chip does not detect a 120mV falling edge, it will stop switching.

# mps.

#### MP020-5 - OFFLINE, PRIMARY-SIDE REGULATOR WITH CC/CV CONTROL AND A 700V FET

### OVP & OCkP

The MP020-5 includes over-voltage protection (OVP) and open-circuit protection (OCkP). If the voltage at the FB pin exceeds 6.35V for 3.5µs, or the FB input's 0.15V falling edge cannot be monitored, the MP020-5 immediately shuts off the driving signals and enters hiccup mode. The MP020-5 resumes normal operation when the fault has been removed.

#### Thermal Shutdown (TSD)

When the temperature of the IC exceeds 150°C, over-temperature protection (OTP) triggers and the IC enters the auto recovery mode. When the temperature falls below 120°C, the IC will recover.

#### **Output Cable Compensation**

In order to compensate the secondary side cable voltage drop for a more precise output voltage, the MP020-5 has an internal output cable compensation circuit as shown in Figure 8. The internal ZCD sample can detect the duty of the secondary-side diode. A low-pass filter converts the duty signal to a DC voltage ( $V_{CP}$ ) that changes as the load current varies.

 $V_{CP}$  can be converted to a current signal drawn from the FB pin. The voltage drop on  $R_{UP}$  helps the output cable compensation. When the system operates in maximum load, the CP pin voltage reaches a maximum of 2V.




Figure 8: Output Cable Compensator

The equation below determines the compensation voltage:

$$V_{\text{FCP}} = \frac{5.6 \times D_{\text{s}}}{360 \times 10^{3}} \times 2 \times R_{\text{UP}} \times \frac{N_{\text{s}}}{N_{\text{p_AU}}};$$

Where:

- V<sub>FCP</sub> is the secondary-side compensation voltage drop,
- D<sub>s</sub> is the secondary-diode duty cycle in CC mode (0.4 for the MP020-5),
- R<sub>UP</sub> is the upper resistor of resistor divider,
- N<sub>S</sub> is the number of turns for the secondaryside transformer windings, and
- N<sub>P\_AU</sub> is the number of transformer auxiliary winding turns.




# **APPLICATION INFORMATION**


### **COMPONENT SELECTION**

#### **Input Filter**

The input filter helps convert the AC input to a DC source through the rectifier. Figure 9 shows the input filter, and Figure 10 shows the typical DC bus voltage waveform.








#### Figure 10: DC Input Voltage Waveform

Bulk capacitors (C1 and C2) filter the rectified AC input. The inductor (L) forms a  $\pi$  filter with C1 and C2 to restrain the differential-mode EMI noise. The resistor (R) in parallel with L restrains the mid-frequency-band EMI noise. Normally, the R is 1k $\Omega$  to 10k $\Omega$ .

C1 and C2 are usually set  $2\mu$ F/W to  $3\mu$ F/W for the universal input condition. For 230VAC singlerange applications, halve the capacitor values. Avoid very low minimum DC voltages to ensure that the converter can supply the maximum power load, which can be expressed as:



If  $V_{DC(min)}$  can not satisfy this expression, increase the value of the input capacitors to increase the  $V_{DC(min)}$ .

#### **Output Capacitor**

Use low ESR or very low ESR output capacitors to meet the output voltage ripple requirement without using an LC post filter. In addition, using low ESR capacitors improves output voltage regulation and feedback voltage sampling at high temperatures or low temperatures. Use an output capacitor with an ESR lower than  $100m\Omega$  for better efficiency over non-low ESR output capacitors.

### **Output Diode**

Use a Schottky diode because of its fast switching speed and low forward-voltage drop for better high or low temperature CV regulation and efficiency.

If the lower average efficiency (3% to 4%) is acceptable, replace the output diode could with a fast or ultra-fast diode to reduce costs. Be sure to readjust the resistor divider values to for the correct output voltage because of the forward voltage drop is higher than the Schottky diode's.

#### Leakage Inductance

The transformer's leakage inductance will decrease the system efficiency and affect the output current or voltage constant precision. Optimize the transformer structure to minimize the leakage inductance. Aim for a leakage inductance less than 5% of the primary inductance.

#### **RCD Snubber**

The transfomer's leakage inductance causes the MOSFET drain voltage to spike and the excessive ringing on the drain voltage waveform, which affects the output voltage sampling 3.5µs after the MOSFET turns off.

The RCD snubber circuit can limit the Drain voltage spike. Figure 11 shows the RCD snubber circuit.

mps'\_




Figure 11: RCD Snubber

Select  $R_{SN}$  and  $C_{SN}$  to meet the voltage spike requirements and improve system operation.

The power dissipated in the snubber circuit is approximately.

$$\mathsf{P}_{\mathsf{SN}} = \frac{1}{2} \cdot \mathsf{L}_{\mathsf{K}} \cdot \mathsf{I}_{\mathsf{PK}}^2 \cdot \frac{\mathsf{V}_{\mathsf{SN}}}{\mathsf{V}_{\mathsf{SN}} - \mathsf{N}_{\mathsf{PS}} \times \mathsf{V}_{\mathsf{O}}} >$$

Where:

- L<sub>K</sub> is the leakage inductance,
- V<sub>SN</sub> is the clamp voltage, and
- N<sub>PS</sub> is the turn ratio of primary and secondary side.

Since  $R_{SN}$  consumes the majority of the power,  $R_{SN}$  is approximately,

$$R_{SN} = \frac{V_{SN}^{2}}{P_{SN}}$$

The maximum ripple of the snubber capacitor voltage is then:

$$\Delta V_{\rm SN} = \frac{V_{\rm SN}}{C_{\rm SN} \cdot R_{\rm SN} \cdot 1}$$

Generally, 15% ripple is reasonable, So the previous equation can estimate  $C_{SN}$ .


Normally, select a time constant  $(T=R_{SN}\times C_{SN})$ less than 0.1ms for better CV sampling. Therefore, adjust the resistor based on the power loss and the acceptable clamp voltage in practical applications.

The damping resistor in series with the RCD has a relatively large value to prevent any excessive voltage ringing that can affect the CV sampling and increase the output ripple. Use a damping resistor value in the range of  $200\Omega$  to  $500\Omega$  to restrain the drain-voltage ringing.

### Divided Resistor

For better application performance, the upper resistor  $R_{up}$  of the voltage divider is recommended from  $50k\Omega$  to  $100k\Omega$ . On the one hand, the proper resistance can limit the oscillation caused by leakage inductance and intrinsic capacitance after primary side turn-off, which leads to better CV regulation.

On the other hand, it can also restrain the substrate-injection current effects. If necessary, use a  $1k\Omega$  and  $2k\Omega$  resistor connected between FB pin and the voltage divider, as shown in Figure 12.



### Figure 12: Feedback Resistor Divider Circuit

For more accurate CV regulation, the accuracy of these feedback resistors should be at least 1%.

### Dummy Load

When system operates without any load and no dummy load, the output voltage will rise above normal operation because of the minimum switching frequency limitation. Use a dummy load for good load regulation. A large dummy load will deteriorate efficiency and no-load consumption, so the dummy load is tradeoff between efficiency and load regulation. For most applications, use a dummy load of around 10mW as it also satisfies the 30mW requirement.



### Maximum Switching Frequency

Use a secondary-side diode conduction time that exceeds  $5.4\mu s$ , as per the following equation.

$$T_{S_ON} = I_{PK} \cdot \frac{N_S \cdot L_M}{N_P \cdot (V_O + V_D)} > 5.4 \mu S$$

For high- or low-temperature applications, select a maximum switching frequency below 75kHz.

#### **PCB Layout Guide**

PCB layout is very important to achieve reliable operation, good EMI, and good thermal performance. The following describe some layout recommendations.

1. Minimize the loop area formed by the input capacitor, the MP020-5 drain-source, and the primary winding to reduce EMI noise.

2. The copper area connected to GND pins is the heat conduction path for the MP020-5. Provide at least 1 in<sup>2</sup> of top-side copper for adequate heat-sinking.

3. Minimize the clamp circuit loop to reduce EMI.

4. Minimize the secondary loop area of the output diode and output filter to reduce EMI noise. In addition, sufficient copper area should be provided at the anode and cathode terminal of the output diode to act as a heat sink.


5. Place the AC input away from the switching nodes to minimize the noise coupling that may bypass the input filter.

6. Place the bypass capacitor as close as possible to the IC and source.


7. Place the feedback resistors next to the FB pin and minimize the feedback sampling loop to minimize noise coupling.

8. Use a single point connection at the negative terminal of the input filter capacitor for the MP020-5 source pin and bias winding return.

Figure 13 shows a sample layout.







# **Bottom Layer**

### Figure 13: PCB Layout

### Design Example

Below is a design example following the application guidelines based on these specifications:

#### Table 1: Design Example

V <sub>IN</sub>	85Vac~265Vac
Vout	5V
Ι <sub>ουτ</sub>	1A
f <sub>s</sub>	60kHz

Figure 14 shows the detailed application schematic This circuit was used for the typical performance and circuit waveforms. For more device applications, please refer to the related evaluation board datasheets.

The transformer structure used in figure 14 could be benefit to pass the 3 wire Conducted




EMI (Output GND connect to earth) without Y cap. The Y cap will bring about the leakage current which is prohibited in some cell phone charger application. Figure 15 could illustrate how the Common Noise of the secondary side diode be restrained. The secondary side winding split to two separate windings  $N_{SEC1}$  and  $N_{SEC2}$  which have same turns and approximate parasitic capacitor  $C_{SP1}$ ,and  $C_{SP2}$  but their 'hot spot' is opposite as the Point 9 and Point 10 in Figure 15, so the common mode noise current produced at secondary side windings can be counteracted each other.

The transformer structure could be simple if the application does not need to pass the 3 wire Conducted EMI or could use the Y cap. Figure 16 shows the schematic with the simple transformer structure.



# **TYPICAL APPLICATION CIRCUITS**









Figure 16: Typical Application, 5V/1A with Simple Transformer Structure




**FLOW CHART** 





# PACKAGE INFORMATION



**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.