



TWO-CELL LI-ION CHARGE MANAGEMENT IC FOR PDAs AND INTERNET APPLIANCES

Check for Samples: bq24004, bq24005, bq24006

FEATURES

- Highly Integrated Solution With FET Pass Transistor and Reverse-Blocking Schottky and Thermal Protection
- Integrated Voltage and Current Regulation With Programmable Charge Current
- High-Accuracy Voltage Regulation (±1%)
- Ideal for Low-Dropout Linear Charger Designs for Two-Cell Li-lon Packs With Coke or Graphite Anodes
- Up to 1.2-A Continuous Charge Current
- Safety-Charge Timer During Preconditioning and Fast Charge
- Integrated Cell Conditioning for Reviving Deeply Discharged Cells and Minimizing Heat Dissipation During Initial Stage of Charge
- Optional Temperature or Input-Power Monitoring Before and During Charge
- Various Charge-Status Output Options for Driving Single, Double, or Bicolor LEDs or Host-Processor Interface
- Charge Termination by Minimum Current and Time
- Low-Power Sleep Mode
- Packaging: 20-Lead TSSOP PowerPAD™

APPLICATIONS

- PDAs
- Internet Appliances
- MP3 Players
- Digital Cameras

DESCRIPTION

The bq2400x series ICs are advanced Li-Ion linear charge management devices for highly integrated and space-limited applications. They combine high-accuracy current and voltage regulation; FET pass-transistor and reverse-blocking Schottky; battery conditioning, temperature, or input-power monitoring; charge termination; charge-status indication; and charge timer in a small package.

The bg2400x measures battery temperature using an external thermistor. For safety, the bg2400x inhibits charge until the battery temperature is within the user-defined thresholds. Alternatively, the user can monitor the input voltage to qualify charge. The bq2400x series then charge the battery in three phases: preconditioning, constant current, and constant voltage. If the battery voltage is below the internal low-voltage threshold, the bq2400x uses lowcurrent precharge to condition the battery. A preconditioning timer provides additional safety. Following pre- conditioning, the bq2400x applies a constant-charge current to the battery. An external sense-resistor sets the magnitude of the current. The constant-current phase is maintained until the battery reaches the charge-regulation voltage. The bq2400x then transitions to the constant voltage phase. The user can configure the device for cells with either coke or graphite anodes. The accuracy of the voltage regulation is better than ±1% over the operating junction temperature and supply voltage range.

Charge is terminated by maximum time or minimum taper current detection

The bq2400x automatically restarts the charge if the battery voltage falls below an internal recharge threshold.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

	PACKAGE	CHARGE STATUS	
Τ _J	20-LEAD HTTSOP PowerPAD™ (PWP) ⁽¹⁾ (2)	CONFIGURATION	
	bq24004PWP	Single LED	
-40°C to 125°C	bq24005PWP	2 LEDs	
	bq24006PWP	Single bicolor LED	

⁽¹⁾ The PWP package is available taped and reeled. Add R suffix to device type (e.g., bq24005PWPR) to order. Quantities 2500 devices per reel.

PACKAGE DISSIPATION RATINGS

PACKAGE	Θ_{JA}	Θ_{JC}	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C
PWP ⁽¹⁾	30.88°C/W	1.19°C/W	3.238 W	0.0324 W/°C

⁽¹⁾ This data is based on using the JEDEC high-K board and topside traces, top and bottom thermal pad (6,5 x 3,4 mm), internal 1-oz. power and ground planes, 8 thermal via underneath the die connecting to ground plane.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		bq24004 bq24005 bq24006
	Supply voltage (V _{CC} with respect to GND)	13.5 V
	Input voltage (IN, ISNS, EN, APG/THERM/CR/STAT1/STAT2, VSENSE, TMR SEL, VSEL) (all with respect to GND)	13.5 V
	Output current (OUT pins)	2 A
	Output sink/source current (STAT1 and STAT2)	10 mA
T_A	Operating free-air temperature range	-40°C to 70°C
T _{stg}	Storage temperature range	-65°C to 150°C
T_{J}	Junction temperature range	-40°C to 125°C
	Lead temperature (Soldering, 10 s)	300°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{CC}	Supply voltage	8.4	10	V
V_{IN}	Input voltage	8.4	10	V
	Continuous output current		1.2	Α
T_J	Operating junction temperature range	-40	125	°C

Submit Documentation Feedback

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature supply and input voltages, and $V_1(V_{CC}) \ge V_1(IN)$ (unless otherwise noted)

PARAMETER V _{CC} current	TEST CONDITIONS		1 7 5	MAY	UNIT
VCC CUITEIIL		MIN	TYP	MAX	
**	$V_{CC} > V_{CC} _UVLO$, $EN \le V_{(IHEN)}$			1	mA
V _{CC} current, standby mode	$EN \le V_{(ILEN)}$		1	10	μΑ
IN current, standby mode	$EN \leq V_{(ILEN)}$			10	μA
Standby current (sum of currents into OUT and VSENSE pins)	$V_{CC} < V_{CC}$ _UVLO, $V_{O(OUT)} = 8.6 \text{ V}$, VSENSE = 8.6 V EN $\leq V_{(ILEN)}$, $V_{O(OUT)} = 8.6 \text{ V}$, VSENSE = 8.6 V		2	8	μΑ
VOLTAGE REGULATION, 0°C ≤ 7	Γ _J ≤ 125°C				
Output valtage	$VSEL = V_{SS}, \qquad 0 < I_O \le 1.2 \text{ A}$	8.118	8.20	8.282	V
Output voltage	$VSEL = V_{CC}, \qquad 0 < I_O \le 1.2 \text{ A}$	8.316	8.40	8.484	V
Load regulation	1 mA $\leq I_{O} \leq$ 1.2 A,V _{CC} = 10 V, V _{I(IN)} = 5 V,T _J = 25°C		1		mV
Line regulation	$V_{O(OUT)} + V_{DO} + V_{(ilim)}MAX < V_{I(VCC)} < 10 \text{ V}, T_J = 25^{\circ}\text{C}$		0.01		%/V
Dropout voltage = VI(IN)-Vout	$I_{O} = 1.2 \text{ A}, V_{O(OUT)} + V_{(DO)} + V_{(ilim)}MAX < V_{I(VCC)} < 10 \text{ V}$			0.5	V
CURRENT REGULATION, 0°C ≤	Γ _J ≤ 125°C			•	
Current regulation threshold, V _{I(limit)}	VSENSE < V _{O(VSEL-LOW/HIGH)}	0.093	0.1	0.107	V
Delay time	VSENSE pulsed above $V_{(LOWV)}$ to $I_O = 10\%$ of regulated value ⁽¹⁾			1	ms
Rise time	I_O increasing from 10% to 90% of regulated value, $R_{(SNS)} \geq 0.2~\Omega^{(1)}$	0.1		1	ms
CURRENT SENSE RESISTOR, 0°	C ≤ T _J ≤ 125°C				
External current sense resistor range R _(SNS)	100 mA ≤ (ilim) ≤ 1.2 A	0.083		1	Ω
PRECHARGE CURRENT REGUL	ATION, 0°C ≤ T _J ≤ 125°C				
Precharge current regulation	VSENSE $<$ V _{(LOWV),} $0.083 \le R_{(SNS)} \le 1.0 \Omega$	40	60	80	mA
V _{CC} UVLO COMPARATOR, 0°C ≤	T _J ≤ 125°C				
Start threshold		8.75	8.9	9.0	V
Stop threshold		8.50	8.66	8.8	V
Hysteresis		50			mV
APG/THERM COMPARATOR, 0°C	C ≤ T _J ≤ 125°C			·	
Upper trip threshold		1.480	1.498	1.515	V
Lower trip threshold		0.545	0.558	0.570	V
Input bias current				1	μΑ
LOWV COMPARATOR, 0°C ≤ T _J	≤ 125°C				
Start threshold		5.60	5.75	5.90	V
Stop threshold		6.10	6.25	6.40	V
Hysteresis		100			mV
HIGHV (RECHARGE) COMPARA	TOR, 0°C ≤ T _J ≤ 125°C			•	
Start threshold		7.70	7.85	8.00	V
OVERV COMPARATOR, 0°C ≤ T	≤ 125°C				
Start threshold		8.85	9.00	9.15	V
Stop threshold		8.45	8.60	8.75	V
Hysteresis		50			mV
TAPERDET COMPARATOR, 0°C	≤ T _J ≤ 125°C	·			
Trip threshold		12	18.5	25	mV
•	°C		-	-	
EN LOGIC INPUT, 0°C ≤ T₁ ≤ 125					
EN LOGIC INPUT, 0°C ≤ T _J ≤ 125 High-level input voltage		2.25			V
· · · · · · · · · · · · · · · · · · ·		2.25		0.8	V V

⁽¹⁾ Specified by design, not production tested.



ELECTRICAL CHARACTERISTICS (continued)


over recommended operating junction temperature supply and input voltages, and V₁(V_{CC}) ≥ V₁(IN) (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
VSEL LOGIC INPUT, 0°C ≤ T _J ≤	125°C			
High-level input voltage		2.25		V
Low-level input voltage			0	8 V
Input pulldown resistance		100	20	0 kΩ
TMR SEL INPUT 0°C ≤ T _J ≤ 125°	C			
High-level input voltage		2.7		V
Low-level input voltage			0	6 V
Input bias current	V _{I(TMR SEL)} ≤ 5 V		1	5 μΑ
STAT1, STAT2 (bq24004, bq240	06), 0°C ≤ T _J ≤ 125°C	·		
Outrast (law) anti-mating walters	I _O = 10 mA		1	5 V
Output (low) saturation voltage	$I_O = 4 \text{ mA}$		0	
Outrot (bish) saturation values	$I_O = -10 \text{ mA}$	V _{CC} -1.5		V
Output (high) saturation voltage	$I_O = -4 \text{ mA}$	V _{CC} -0.5		V
Output turn on/off time	$I_0 = \pm 10 \text{ mA}, C = 100 \text{ pF}^{(2)}$		10	0 μs
POWER-ON RESET (POR), 0°C	≤ T _J ≤ 125°C	·		
POR delay	See (2)	1.2		3 ms
POR falling-edge deglitch	See (2)	25	7	'5 μs
APG/THERM DELAY, 0°C ≤ T _J ≤	125°C	·		
APG/THERM falling-edge deglitch	See ⁽²⁾	25	7	'5 μs
TIMERS, 0°C ≤ T _J ≤ 125°C				
User-selectable timer accuracy	T _A = 25°C	15%	15	%
Oser-selectable timer accuracy		20%	20	%
Precharge and taper timer			22.5	minute
THERMAL SHUTDOWN, 0°C ≤ T	T _J ≤ 125°C	·		
Thermal trip	See (2)		165	°C
Thermal hysteresis	See (2)		10	°C
CR PIN, 0°C ≤ T _J ≤ 125°C	•	•		'
Output voltage	0 < I _{O(CR)} < 100 μA	2.816	2.85 2.8	8 V

⁽²⁾ Specified by design, not production tested.



PIN ASSIGNMENTS




N/C - Do not connect

TERMINAL FUNCTIONS

TERMIN	TERMINAL I/O		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
AGND	16		Ground pin; connect close to the negative battery terminal.	
APG/THERM	7	-	Adapter power good input/thermistor sense input	
CR	12	_	Internal regulator bypass capacitor	
EN	8	_	Charge-enable input. Active-high enable input with internal pull down. Low-current stand-by mode active when EN is low.	
GND/HEATSIN K	10		Ground pin; connect to PowerPAD heat-sink layout pattern.	
IN	2, 3	I	Input voltage. This input provides the charging voltage for the battery.	
ISNS	5	-	Current sense input	
N/C	1, 6, 11, 15, 20		No connect. These pins must be left floating. Pin 15 is N/C on bq24004PWP only.	
OUT	18, 19	0	Charge current output	
STAT1	14	0	Status display output 1	
STAT2	15	0	Status display output 2 (for bq24005 and bq24006 only)	
TMR SEL	13	I	Charge timer selection input	
VCC	4	I	Supply voltage	
VSEL	9	I	8.2-V or 8.4-V charge regulation selection input	
VSENSE	17	I	Battery voltage sense input	



FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS






Figure 1.

OUTPUT VOLTAGE vs INPUT VOLTAGE



OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE



CURRENT SENSE VOLTAGE

vs

INPUT VOLTAGE





Figure 4.



TYPICAL CHARACTERISTICS (continued)








Figure 6.

QUIESCENT CURRENT (POWER DOWN)





Submit Documentation Feedback



TYPICAL CHARACTERISTICS (continued)





Figure 9.



DROPOUT VOLTAGE
vs
JUNCTION TEMPERATURE




Figure 10.

REVERSE CURRENT LEAKAGE vs




Figure 12.



APPLICATION INFORMATION




Figure 13. Li-ION/Li-POL Charger

- If the TMR SEL pin is left floating (3 HR time), a 10-pF capacitor should be installed between TMR SEL and CR.
- If a micro process is monitoring the STAT pins, it may be necessary to add some hysteresis into the feedback to prevent the STAT pins from cycling while crossing the taper detect threshold (usually less than one half second). See SLUU083 EVM or SLUU113 EVM for additional resistors used for the STAT pins.

FUNCTIONAL DESCRIPTION

The bq2400x supports a precision current- and voltage-regulated Li-lon charging system suitable for cells with either coke or graphite anodes. See Figure 14 for a typical charge profile and Figure 15 for an operational flowchart.






Figure 14. Typical Charge Profile






Figure 15. Operational Flow Chart



Charge Qualification and Preconditioning

The bq2400x starts a charge cycle when power is applied while a battery is present. Charge qualification is based on battery voltage and the APG/THERM input.

As shown in the block diagram, the internal LowV comparator output prevents fast-charging a deeply depleted battery. When set, charging current is provided by a dedicated precharge current source. The precharge timer limits the precharge duration. The precharge current also minimizes heat dissipation in the pass element during the initial stage of charge.

The APG/THERM input can also be configured to monitor either the adapter power or the battery temperature using a thermistor. The bq2400x suspends charge if this input is outside the limits set by the user. Refer to the APG/THERM input section for additional details.

APG/THERM Input

The bq2400x continuously monitors temperature or system input voltage by measuring the voltage between the APG/THERM (adapter power good/thermistor) and GND. For temperature, a negative- or a positive-temperature coefficient thermistor (NTC, PTC) and an external voltage divider typically develop this voltage (see Figure 16). The bq2400x compares this voltage against its internal $V_{\text{(TP1)}}$ and $V_{\text{(TP2)}}$ thresholds to determine if charging is allowed. (See Figure 17.)




Figure 16. Temperature Sensing Circuit

TEXAS INSTRUMENTS

If the charger designs incorporate a thermistor, the resistor divider RT1 and RT2 is calculated by using the following two equations.

First, calculate RT2.

$$RT2 = \frac{V_B R_H R_C \left[\frac{1}{V_C} - \frac{1}{V_H}\right]}{R_H \left(\frac{V_B}{V_H} - 1\right) - R_C \left(\frac{V_B}{V_C} - 1\right)}$$

then use the resistor value to find RT1.

$$RT1 = \frac{\frac{V_B}{V_C} - 1}{\frac{1}{RT2} + \frac{1}{R_C}}$$

Where:

 $V_B = V_{CR}$ (bias voltage)

R_H = Resistance of the thermistor at the desired hot trip threshold

 R_C = Resistance of the thermistor at the desired cold trip threshold

 $V_H = VP2$ or the lower APG trip threshold

 V_C = VP2 or the upper APG trip threshold

RT1 = Top resistor in the divider string

RT2 = Bottom resistor in the divider string




Figure 17. Temperature Threshold




Figure 18. APG Sensing Circuit

Values of resistors R1 and R2 can be calculated using the following equation:

$$V_{(APG)} = V_{CC} \frac{R2}{(R1 + R2)}$$

where $V_{(APG)}$ is the voltage at the APG/THM pin.

Current Regulation

The bq2400x provides current regulation while the battery-pack voltage is less than the regulation voltage. The current regulation loop effectively amplifies the error between a reference signal, Vilim, and the drop across the external sense resistor, R_{SNS} .






Figure 19. Current Sensing Circuit

Charge current feedback, applied through pin ISNS, maintains regulation around a threshold of Vilim. The following formula calculates the value of the sense resistor:

$$R_{(SNS)} = \frac{V_{(ilim)}}{I_{(REG)}}$$

where $I_{(REG)}$ is the desired charging current.

Voltage Monitoring and Regulation

Voltage regulation feedback is through pin VSENSE. This input is tied directly to the positive side of the battery pack. The bq2400x supports cells with either coke (8.2 V) or graphite (8.4 V) anode. Pin VSEL selects the charge regulation voltage.

VSEL STATE (see Note)	CHARGE REGULATION VOLTAGE		
Low	8.2 V		
High	8.4 V		
NOTE: VSEL should not be left floating.			

Charge Termination

The bq2400x continues with the charge cycle until termination by one of the two possible termination conditions:

Maximum Charge Time: The bq2400x sets the maximum charge time through pin TMRSEL. The TMR SEL pin allows the user to select between three different total charge-time timers (3, 4, 5, or 6 hours). The charge timer is initiated after the preconditioning

phase of the charge and is reset at the beginning of a new charge cycle. Note that in the case of a fault condition, such as an out-of-range signal on the APG/THERM input or a thermal shutdown, the bq2400x suspends the timer.

TMRSEL STATE	CHARGE TIME
Floating ⁽¹⁾	3 hours
Low	6 hours
High	4.5 hours

⁽¹⁾To improve noise immunity, it is recommended that a minimum of 10 pF capacitor be tied to Vss on a floating pin.

Minimum Current: The bq2400x monitors the charging current during the voltage regulation phase. The bq2400x initiates a 22-minute timer once the current falls below the taperdet trip threshold. Fast charge is terminated once the 22-minute timer expires.

Charge Status Display

The three available options allow the user to configure the charge status display for single LED (bq24004), two individual LEDs (bq24005) or a bicolor LED (bq24006). The output stage is totem pole for the bq24004 and bq24006 and open-drain for the bq24005. The following tables summarize the operation of the three options:

Table 1. bq24004 (Single LED)

CHARGE STATE	STAT1
Precharge	ON (LOW)
Fast charge	ON (LOW)
FAULT	Flashing (1 Hz, 50% duty cycle)



Table 1. bq24004 (Single LED) (continued)

CHARGE STATE	STAT1	
Done (>90%)	OFF (HIGH)	
Sleep-mode	OFF (HIGH)	
APG/Therm invalid	OFF (HIGH)	
Thermal shutdown	OFF (HIGH)	
Battery absent	OFF (HIGH)	

Table 2. bq24005 (2 Individual LEDs)

CHARGE STATE	STAT1 (RED)	STAT2 (GREEN)
Precharge	ON (LOW)	OFF
Fast charge	ON (LOW)	OFF
FAULT	Flashing (1 Hz,50% duty cycle)	OFF
Done (>90%)	OFF	ON (LOW)
Sleep-mode	OFF	OFF
APG/Therm invalid	OFF	OFF
Thermal shutdown	OFF	OFF

Table 2. bq24005 (2 Individual LEDs) (continued)

CHARGE STATE	STAT1 (RED)	STAT2 (GREEN)
Battery absent	OFF	OFF ⁽¹⁾
(1)If thermistor is used,	then the Green LED is off.	

Table 3. bq24006 (Single Bicolor LED)

		_	•
CHARGE STATE	LED1 (RED)	LED2 (GREEN)	APPARENT COLOR
Precharge	ON (LOW)	OFF (HIGH)	RED
Fast charge	ON (LOW)	OFF (HIGH)	RED
FAULT	ON (LOW)	ON (LOW)	YELLOW
Done (>90%)	OFF (HIGH)	ON (LOW)	GREEN
Sleep-mode	OFF (HIGH)	OFF (HIGH)	OFF
APG/Therminvalid	OFF (HIGH)	OFF (HIGH)	OFF
Thermal shutdown	OFF (HIGH)	OFF (HIGH)	OFF
Battery absent	OFF (HIGH)	OFF (HIGH) ⁽¹⁾	OFF ⁽¹⁾
⁽¹⁾ If thermistor is us	ed, then the Gi	een LED is off.	

Thermal Shutdown

The bq2400x monitors the junction temperature T_J of the DIE and suspends charging if T_J exceeds 165°C. Charging resumes when T_J falls below 155°C.

DETAILED DESCRIPTION

POWER FET

The integrated transistor is a P-channel MOSFET. The power FET features a reverse-blocking Schottky diode, which prevents current flow from OUT to IN.

An internal thermal-sense circuit shuts off the power FET when the junction temperature rises to approximately 165°C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 10°C, the power FET turns back on. The power FET continues to cycle off and on until the fault is removed.

CURRENT SENSE

The bq2400x regulates current by sensing, on the ISNS pin, the voltage drop developed across an external sense resistor. The sense resistor must be placed between the supply voltage (Vcc) and the input of the IC (IN pins).

VOLTAGE SENSE

To achieve maximum voltage regulation accuracy, the bq2400x uses the feedback on the VSENSE pin. Externally, this pin should be connected as close to the battery cell terminals as possible. For additional safety, a 10-k Ω internal pullup resistor is connected between the VSENSE and OUT pins.

ENABLE (EN)

The logic EN input is used to enable or disable the IC. A high-level signal on this pin enables the bq2400x. A low-level signal disables the IC and places the device in a low-power standby mode.



THERMAL INFORMATION

THERMALLY ENHANCED TSSOP-20

The thermally enhanced PWP package is based on the 20-pin TSSOP, but includes a thermal pad (seeFigure 20) to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, suffer from several shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a pin-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PWP package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PWP package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a lead-frame design (patent pending) and manufacturing technique to provide the user with direct connection to the heat-generating IC. When this pad is soldered or otherwise coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.




Figure 20. Views of Thermally Enhanced PWP Package

Because the conduction path has been enhanced, power-dissipation capability is determined by the thermal considerations in the PWB design. For example, simply adding a localized copper plane (heat-sink surface), which is coupled to the thermal pad, enables the PWP package to dissipate 2.5 W in free air. (Reference Figure 22(a),8 cm² of copper heat sink and natural convection.) Increasing the heat-sink size increases the power dissipation range for the component. The power dissipation limit can be further improved by adding airflow to a PWB/IC assembly. (See Figure 22(b) and Figure 22(c).) The line drawn at 0.3 cm² in Figure 21 and Figure 22 indicates performance at the minimum recommended heat-sink size.



THERMAL RESISTANCE vs COPPER HEAT-SINK AREA




Figure 21.






Figure 22. Power Ratings of the PWP Package at Ambient Temperatures of 25°C, 55°C, and 105°C

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24004PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	BQ24004	Samples
BQ24004PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	BQ24004	Samples
BQ24005PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 70	BQ24005	Samples
BQ24005PWPG4	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 70	BQ24005	Samples
BQ24005PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 70	BQ24005	Samples
BQ24006PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	BQ24006	Samples
BQ24006PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	BQ24006	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24004PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
BQ24005PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
BQ24006PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24004PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
BQ24005PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
BQ24006PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
BQ24004PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
BQ24005PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
BQ24005PWPG4	PWP	HTSSOP	20	70	530	10.2	3600	3.5
BQ24006PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated