## NCP1589A, NCP1589B

## Synchronous Buck Controller, Low Voltage

The NCP1589A/B is a low cost PWM controller designed to operate from a 5 V or 12 V supply. This device is capable of producing an output voltage as low as 0.8 V . This device is capable of converting voltage from as low as 2.5 V . This $10-$ pin device provides an optimal level of integration to reduce size and cost of the power supply. Features include a 1.5 A gate driver design and an internally set 300 kHz or 600 kHz oscillator. In addition to the 1.5 A gate drive capability, other efficiency enhancing features of the gate driver include adaptive non-overlap circuitry. The NCP1589A/B also incorporates an externally compensated error amplifier. Protection features include programmable short circuit protection and undervoltage lockout (UVLO).

## Features

- $\mathrm{V}_{\mathrm{CC}}$ Range from 4.5 V to 13.2 V
- 300 kHz and 600 kHz Internal Oscillator
- Boost Pin Operates to 30 V
- Voltage Mode PWM Control
- Precision 0.8 V Internal Reference
- Adjustable Output Voltage
- Internal 1.5 A Gate Drivers
- $80 \%$ Max Duty Cycle
- Input Under Voltage Lockout
- Programmable Current Limit
- This is a $\mathrm{Pb}-$ Free Device


## Applications

- Graphics Cards
- Desktop Computers
- Servers / Networking
- DSP \& FPGA Power Supply
- DC-DC Regulator Modules

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com

MARKING DIAGRAM

1589x
ALYW•

1589x = Specific Device Code
x = A or B
A = Assembly Location
L = Wafer Lot (Optional)
Y = Year
W = Work Week

- $\quad=$ Pb-Free Device
(Note: Microdot may be in either location)

PIN CONNECTIONS

(Top View)

## ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| NCP1589AMNTWG | DFN10 <br> (Pb-Free) | 3000 / <br> Tape \& Reel |
| NCP1589BMNTWG |  |  |
| NCP1589AMNTXG |  |  |
| NCP1589BMNTXG |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## NCP1589A, NCP1589B



Figure 1. Typical Application Diagram


Figure 2. Detailed Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No. | Symbol | Description |
| :---: | :---: | :---: |
| 1 | BOOT | Supply rail for the floating top gate driver. To form a boost circuit, use an external diode to bring the desired input voltage to this pin (cathode connected to BOOT pin). Connect a capacitor ( $\mathrm{C}_{\text {воот }}$ ) between this pin and the $L X$ pin. Typical values for $\mathrm{C}_{\text {BOOT }}$ range from $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Ensure that $\mathrm{C}_{\text {Bоот }}$ is placed near the IC. |
| 2 | LX | Switch node pin. This is the reference for the floating top gate driver. Connect this pin to the source of the top MOSFET. |
| 3 | UG | Top gate MOSFET driver pin. Connect this pin to the gate of the top N-channel MOSFET. |
| 4 | LG | Bottom gate MOSFET driver pin. Connect this pin to the gate of the bottom N-channel MOSFET. |
| 5 | GND | IC ground reference. All control circuits are referenced to this pin. |
| 6 | VCC | Supply rail for the internal circuitry. Operating supply range is 4.5 V to 13.2 V . Decouple with a $1 \mu \mathrm{~F}$ capacitor to GND. Ensure that this decoupling capacitor is placed near the IC. |
| 7 | COMP/DISB | Compensation Pin. This is the output of the error amplifier (EA) and the non-inverting input of the PWM comparator. Use this pin in conjunction with the FB pin to compensate the voltage-control feedback loop. Pull this pin low for disable. |
| 8 | FB | This pin is the inverting input to the error amplifier. Use this pin in conjunction with the COMP pin to compensate the voltage-control feedback loop. Connect this pin to the output resistor divider (if used) or directly to $V_{\text {out }}$. |
| 9 | VOS | Voltage Offset Sense |
| 10 | PGOOD | Power Good output. Pulled Low if VOS is $\pm 10 \%$ of $0.8 \mathrm{~V} \mathrm{~V}_{\text {ref }}$. |

## ABSOLUTE MAXIMUM RATINGS

| Pin Name | Symbol | $\mathrm{V}_{\text {MAX }}$ | $\mathrm{V}_{\text {MIN }}$ |
| :---: | :---: | :---: | :---: |
| Main Supply Voltage Input | VCC | 15 V | -0.3 V |
| Bootstrap Supply Voltage Input | BOOT | 35 V wrt/GND $40 \mathrm{~V}<100 \mathrm{~ns}$ 15 V wrt/LX | $\begin{aligned} & -0.3 \mathrm{~V} \\ & -0.3 \mathrm{~V} \\ & -0.3 \mathrm{~V} \end{aligned}$ |
| Switching Node (Bootstrap Supply Return) | LX | $\begin{gathered} 35 \mathrm{~V} \\ 40 \mathrm{~V} \text { for }<100 \mathrm{~ns} \end{gathered}$ | $\begin{gathered} -5 \mathrm{~V} \\ -10 \mathrm{~V} \text { for }<200 \mathrm{~ns} \end{gathered}$ |
| High-Side Driver Output (Top Gate) | UG | $\begin{gathered} 30 \mathrm{~V} \text { wrt/GND } \\ 15 \mathrm{~V} \text { wrt/LX } \\ 40 \mathrm{~V} \text { for }<100 \mathrm{~ns} \end{gathered}$ | $\begin{gathered} -0.3 \mathrm{~V} \text { wrt/LX } \\ -2 \mathrm{~V} \text { for }<200 \mathrm{~ns} \end{gathered}$ |
| Low-Side Driver Output (Bottom Gate) | LG | $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | $\begin{gathered} -0.3 \vee \\ -5 \vee \text { for }<200 \mathrm{~ns} \end{gathered}$ |
| Feedback, VOS | FB, VOS | 5.0 V | -0.3 V |
| COMP/DISB | COMP/DISB | 3.6 V | -0.3 V |
| PGOOD | PGOOD | 7 V | -0.3 V |

## mAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance, Junction-to-Ambient | $\mathrm{R}_{\theta J \mathrm{AA}}$ | 165 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction-to-Case | $\mathrm{R}_{\theta \mathrm{JC}}$ | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | 0 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Moisture Sensitivity Level | MSL | 1 | - |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
This device is ESD sensitive. Use standard ESD precautions when handling.

ELECTRICAL CHARACTERISTICS $\left(0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 4.5 \mathrm{~V}<\right.$ BST-PHASE] $<13.2 \mathrm{~V}, 4.5 \mathrm{~V}<\mathrm{BST}<30 \mathrm{~V}, 0 \mathrm{~V}<\mathrm{PHASE}<21 \mathrm{~V}$, $\mathrm{C}_{\mathrm{TG}}=\mathrm{C}_{\mathrm{BG}}=1.0 \mathrm{nF}$, for min/max values unless otherwise noted.)

| Characteristic | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| VCC Voltage Range |  | 4.5 |  | 13.2 | V |
| Boost Voltage Range | 13.2 V wrt LX | 4.5 |  | 30 | V |

## Supply Current

| Quiescent Supply Current (NCP1589A) | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$, No Switching, $\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V}$ | 1.0 |  | 8.0 | mA |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Boost Quiescent Current | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$, No Switching | 0.1 |  |  | $\mu \mathrm{~A}$ |

## Undervoltage Lockout

| UVLO Threshold | $\mathrm{V}_{\mathrm{CC}}$ Rising | 3.8 | 4.0 | 4.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| UVLO Threshold | $\mathrm{V}_{\mathrm{CC}}$ Falling | 3.4 | 3.6 | 3.8 | V |
| UVLO Hysteresis | $\mathrm{V}_{\mathrm{CC}}$ Rising or $\mathrm{V}_{\mathrm{CC}}$ Falling |  | 0.4 |  | V |

Switching Regulator

| VFB Feedback Voltage | (FB Tied to Comp. Measure FB Pin.) | 0.7936 | 0.8 | 0.8064 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Oscillator Frequency (NCP1589A) |  | 270 | 300 | 330 | kHz |
| Oscillator Frequency (NCP1589B) |  | 540 | 600 | 660 | kHz |
| Ramp-Amplitude Voltage |  |  | 1.1 |  | V |
| Minimum Duty Cycle |  |  | 0 |  | $\%$ |
| Maximum Duty Cycle |  | 70 | 75 | 80 | $\%$ |
| LG Minimum on Time |  |  | 500 |  | ns |

## Error Amplifier

| Open Loop DC Gain (Note 1) |  | 70 | 80 |  | dB |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Output Source Current | $\mathrm{V}_{\mathrm{fb}}<0.8 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{fb}}>0.8 \mathrm{~V}$ | 2.0 |  |  |
| Output Sink Current |  |  |  |  | mA |
| Input Offset Voltage (Note 1) |  | -2.0 | 0 | 2.0 | mV |
| Input Bias Current |  |  | 0.1 | 1.0 | $\mu \mathrm{~A}$ |
| Unity Gain Bandwidth (Note 1) |  | 15 |  |  | Mhz |
| Disable Threshold |  | 0.6 | 0.8 |  | V |
| Output Source Current During Disable |  |  | 10 | 40 | $\mu \mathrm{~A}$ |

## Gate Drivers

| Upper Gate Source | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{VUG}-\mathrm{VLX}=2.5 \mathrm{~V}$ | 1.5 |  |  | A |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Upper Gate Sink |  |  | 1.4 |  | $\Omega$ |
| Lower Gate Source |  | 1.5 |  |  | A |
| Lower Gate Sink | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ |  | 1.0 |  | $\Omega$ |
| UG Falling to LG Rising Delay | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{UG}-\mathrm{LX}<2.0 \mathrm{~V}, \mathrm{LG}>2.0 \mathrm{~V}$ | 12.4 | 18 |  | ns |
| LG Falling to UG Rising Delay | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{LG}<2.0 \mathrm{~V}, \mathrm{UG}>2.0 \mathrm{~V}$ | 12.4 | 18 |  | ns |

Soft-Start

| Soft-Start time |  | 3.0 |  | 7.0 | ms |
| :--- | :--- | :--- | :--- | :--- | :---: |

Power Good

| Output Voltage | Logic Low, Sinking 4 mA |  |  | 0.4 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| OVP Threshold to PGOOD Output Low | Ramp VOS from 0.7 to 1.2. <br> Monitor when PGOOD goes Low |  | 0.88 | 1.0 | V |
| OVP Threshold to Part Disable | Ramp VOS from 0.8 to 1.2. <br> Monitor when outputs disable |  | 1.0 | 1.2 | V |
| UVP Threshold to PGOOD Output Low | Ramp VOS from 800 mV to 500 mV. <br> Monitor when PGOOD goes Low | 0.65 | 0.72 | V |  |
| UVP Threshold to Part Disable | Ramp VOS from 800 mV to 500 mV. <br> Monitor when utputs stop switching | 0.5 | 0.6 | V |  |

## Overcurrent Protection

| OC Current Source (Note 1) | Sourced from LG pin, before SS | 9.0 | 10 | 11 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

1. Guaranteed by design but not tested in production.

## NCP1589A, NCP1589B

TYPICAL CHARACTERISTICS


Figure 3. Oscillator Frequency ( $\mathrm{F}_{\mathrm{sw}}$ ) vs. Temperature


Figure 5. Icc vs. Temperature


Figure 4. Reference Voltage ( $\mathbf{V}_{\text {ref }}$ ) vs.
Temperature


Figure 6. OCP Threshold at 55k vs. Temperature

## APPLICATIONS INFORMATION

## Over Current Protection (OCP)

The NCP1589A/B monitors the voltage drop across the low side mosfet and uses this information to determine if there is excessive output current. The voltage across the low side mosfet is measured from the LX pin, and is referenced to ground. The over current measurement is timed to occur at the end of the low side mosfet conduction period, just before the bottom mosfet is turned off.

If the voltage drop across the bottom mosfet exceeds the over current protection threshold, then an internal counter is incremented. If the voltage drop does not exceed the over current protection threshold, then the internal counter is reset. The NCP1589A/B will latch the over current protection fault condition only if the over current protection threshold is exceeded for four consecutive cycles.

When the NCP1589A/B latches an over current protection fault, both the high side and low side mosfets are turned off. To reset the over current protection fault, the power to the VCC pin must be cycled.

The over current threshold voltage can be externally, by varying the value of the ROCSET resistor. The ROCSET resistor is a resistor connected between the LG pin (low side mosfet gate) and ground.

During startup, after the VCC and BOOT pins reach the under voltage lock out threshold, the NCP1589A/B will source $10 \mu \mathrm{~A}$ of current out of the LG pin. This current will flow through the ROCSET resistor and produce a voltage that is sampled and then used as the over current protection threshold voltage. For example, if ROCSET is set to $10 \mathrm{k} \Omega$, the $10 \mu \mathrm{~A}$ of current will yield a 100 mV threshold, and if the voltage drop across the low side mosfet exceeds 100 mV at the end of its conduction period, then an over current event will be detected.

If the ROCSET resistor is not present, then the over current protection threshold will max out at 640 mV . The valid range for ROCSET is $5 \mathrm{k} \Omega$ to $55 \mathrm{k} \Omega$ which yields a threshold voltage range of 50 mV to 550 mV .

## Internal Soft-Start

To prevent excess inrush current during startup, the NCP1589A/B uses a calibrated current source with an internal soft start capacitor to ramp the reference voltage from 0 to 800 mV over a period of 4 ms . The softstart ramp generator will reset if the input power supply voltages reach
the under voltage lockout threshold, or if the NCP1589A/B is disabled by having the COMP pin pulled low.

## Startup into a Precharged Load

During a startup and soft start sequence the NCP1589A will detect a residual charge on the output capacitors and not forcefully discharge the capacitors before beginning the softstart sequence, instead, the softstart ramping of the output will begin at the voltage level of the residual charge. For example, if the NCP1589A/B is configured to provide a regulated output voltage of 2.5 V , the normal softstart sequence will ramp the output voltage from 0 to 2.5 V in 4.2 ms ; however if the output capcitors already have a 1.2 V charge on them, the NCP1589A/B will not discharge the capacitors, instead the softstart sequence will begin at 1.2 V and then ramp the output to 2.5 V .

## Power Good

The PGOOD pin is an open drain active high output pin that signals the condition of the VOS (Voltage Output Sense) pin. PGOOD is pulled low during soft start cycle, and if there is a latched over current, over voltage, or under voltage fault. If the voltage on the VOS pin is within $\pm 10 \%$ of Vref ( 800 mV ) then the PGOOD pin will not be pulled low. The PGOOD pin does not have an internal pull-up resistor.

## Overvoltage Protection

If the voltage on the VOS pin exceeds the over voltage threshold the NCP1589A/B will latch an over voltage fault. During an over voltage fault the UG pin will be pulled low, and the LG pin will be high while the until the voltage on the VOS pin goes below $\mathrm{V}_{\text {ref }} / 2(400 \mathrm{mV})$. The NCP1589A will continue drive the LG pin, LG will go high if VOS exceeds 1 V and then go low when VOS goes below 400 mV . The power to the NCP1589 must be cycled to reset the over voltage protection fault.

## Under Voltage Protection

If the voltage on the VOS pin falls below the under voltage threshold after the soft start cycle completes, then the NCP1589A/B will latch an under voltage fault. During an under voltage fault, both the UG and LG pins will be pulled low. The power to the NCP1589 must be cycled to reset the under voltage protection fault.

## NCP1589A, NCP1589B



Figure 7. Typical Startup Sequence


Figure 8. Typical Power Good Function

## Feedback and Compensation

The NCP1589A/B allows the output voltage to be adjusted from 0.8 V to 5.0 V via an external resistor divider network. The controller will try to maintain 0.8 V at feedback pin. Thus, if a resistor divider circuit was placed across the feedback pin to $\mathrm{V}_{\text {OUT }}$, the controller will regulate the output voltage proportional to the resistor divider network in order to maintain 0.8 V at the FB pin. The same formula applies to the VOS pin and the controller will maintain 0.8 V at the VOS pin.


Figure 9.
The relationship between the resistor divider network above and the output voltage is shown in the following equation:

$$
\mathrm{R}_{4}=\mathrm{R}_{1} \times\left(\frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{~V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{REF}}}\right)
$$

The same formula can be applied to the feedback resistors at VOS.

$$
R_{9}=R_{10} \times\left(\frac{V_{R E F}}{V_{\text {OUT }}-V_{R E F}}\right)
$$

## Design Example

## Voltage Mode Control Loop with TYPE III Compensation

## Converter Parameters:

Input Voltage: $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$
Output Voltage: VOUT $=1.65 \mathrm{~V}$
Switching Frequency: 300 kHz
Total Output Capacitance: Cout $=3600 \mu \mathrm{~F}$
Total ESR: ESR = $6 \mathrm{~m} \Omega$
Output Inductance: Lout: $1 \mu \mathrm{H}$
Ramp Amplitude: VRAMP $=1.1 \mathrm{~V}$


Figure 10.
a.. Set a target for the close loop bandwidth at $1 / 6^{\text {th }}$ of the switching frequency.
$\mathrm{F}_{\text {cross_over }}:=50 \mathrm{kHz}$

## NCP1589A, NCP1589B

b.. Output Filter Double Pole Frequency

$$
F_{\mathrm{IC}}:=\frac{1}{2 \cdot \pi \cdot \sqrt{\mathrm{~L}_{\mathrm{OUT}} \cdot \mathrm{C}_{\mathrm{OUT}}}}
$$

$\mathrm{F}_{\mathrm{IC}}=2.653 \mathrm{kHz}$
c.. ESR Zero Frequency:

$$
\begin{aligned}
& \mathrm{F}_{\mathrm{ESR}}:=\frac{1}{2 \cdot \pi \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{C}_{\mathrm{ESR}}} \\
& \mathrm{~F}_{\mathrm{ESR}}=7.368 \mathrm{kHz}
\end{aligned}
$$

Step 1: Set a value for R1 between $2 \mathrm{k} \Omega$ and $5 \mathrm{k} \Omega$

$$
\mathrm{R} 1:=4.12 \mathrm{k} \Omega
$$

Step 2: Pick compensation DC gain (R2/R1) for desired close loop bandwidth.

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{RAMP}}:=1.1 \mathrm{~V} \\
& \mathrm{R} 2:=\mathrm{R} 1 \cdot\left(\frac{\mathrm{~V}_{\mathrm{RAMP}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \cdot\left(\frac{\mathrm{F}_{\text {cross_over }}}{\mathrm{F}_{\mathrm{Ic}}}\right) \\
& \mathrm{R} 2=17.085 \mathrm{k} \Omega
\end{aligned}
$$

Step 3: Place 1st zero at half the output filter double pole frequency.

$$
\begin{aligned}
& \mathrm{C} 2:=\frac{2 \cdot \sqrt{\mathrm{~L}_{\mathrm{OUT}} \cdot \mathrm{C}_{\mathrm{OUT}}}}{\mathrm{R} 2} \\
& \mathrm{C} 2=7.024 \times 10^{-3} \mu \mathrm{~F}
\end{aligned}
$$

Step 4: Place 1st pole at ESR zero frequency.

$$
\begin{aligned}
& \mathrm{C} 1:=\frac{\mathrm{C} 2}{\mathrm{C} 2 \cdot \mathrm{R} 2 \cdot 2 \cdot \pi \cdot \mathrm{~F}_{\mathrm{ESR}}-1} \\
& \mathrm{C} 1=1.542 \times 10^{-3} \mu \mathrm{~F}
\end{aligned}
$$

Step 5: Place $2^{\text {nd }}$ zero at the output filter double pole frequency.

$$
\begin{aligned}
& \mathrm{R} 3:=\frac{\mathrm{R} 1}{\frac{\mathrm{~F}_{\mathrm{SW}}}{2 \cdot \mathrm{~F}_{\mathrm{lc}}}-1} \\
& \mathrm{R} 3=74.169 \Omega
\end{aligned}
$$

Step 6: Place $2^{\text {nd }}$ pole at half the switching frequency.

$$
\begin{aligned}
& \mathrm{C} 3:=\frac{1}{\left(\pi \cdot \mathrm{R} 3 \cdot \mathrm{~F}_{\mathrm{SW}}\right)} \\
& \mathrm{C} 3=0.014 \mu \mathrm{~F}
\end{aligned}
$$

Step 7: R4 is sized to maintain the feedback voltage to $\mathrm{V}_{\text {ref }}=0.8 \mathrm{~V}$.

$$
\begin{aligned}
& \mathrm{R} 4:=\frac{\mathrm{V}_{\mathrm{REF}} \cdot \mathrm{R} 1}{\mathrm{~V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{REF}}} \\
& \mathrm{R} 4=3.878 \mathrm{k} \Omega
\end{aligned}
$$

The Component values for Type III Compensation are:
$\mathrm{R} 1=4.12 \mathrm{k} \Omega$
$\mathrm{R} 2=17.085 \mathrm{k} \Omega$
$\mathrm{R} 3=74.169 \Omega$
$\mathrm{R} 4=3.878 \mathrm{k} \Omega$
$\mathrm{C} 1=0.0015 \mu \mathrm{~F}$
$\mathrm{C} 2=0.007 \mu \mathrm{~F}$
$\mathrm{C} 3=0.014 \mu \mathrm{~F}$
NOTE: Recommend to change values to industry standard component values.


SCALE 2:1

sIde VIEW

DETAIL


GENERIC
MARKING DIAGRAM*

| ${ }^{\circ}$ XXXXX <br> XXXXX <br> ALYW: |
| :---: |
|  |

XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)

DFN10, 3x3, 0.5P
CASE 485C
ISSUE F
DATE 16 DEC 2021
NDTES:

1. DIMENSION AND TQLERANCING PER ASME Y14.5, 2009.
2. CONTRDLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TI PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
4. CDPLANARITY APPLIES TI THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TERMINAL b MAY HAVE MDLD CDMPDUND MATERIAL ALDNG SIDE EDGE. mald flash may nat exceed 30 micrans anta battam surface af TERMINAL.
6. FER DEVICE $\quad$ PPN CZNTAINING $W$ IPTION, DETAIL A AND DETAIL B alternate constructions are nat applicable. wettable flank construction is detail b as shown an side view of package.

|  | DIM | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | NDM. | MAX. |
|  | A | 0.80 | 0.90 | 1.00 |
|  | Al | 0.00 | --- | 0.05 |
|  | A3 | 0.20 REF |  |  |
|  | $b$ | 0.18 | 0.23 | 0.30 |
|  | D | 2.90 | 3.00 | 3.10 |
| TE | D2 | 2.40 | 2.50 | 2.60 |
| DETAIL B | E | 2.90 | 3.00 | 3.10 |
| ALTERNATE CINSTRUCTİN | E2 | 1.70 | 1.80 | 1.90 |
|  | e | 0.50 BSC |  |  |
| EXPDSED | K | 0.20 REF |  |  |
| CIPPER | L | 0.30 | 0.40 | 0.50 |
|  | L1 | -- | --- | 0.03 |

DETAIL B
WETTABLE FLANK CONSTRUCTICN

alternate a-1
DETAIL A
alternate construction

|  | RECDMMENDED |
| :--- | :--- |
| MDUNTING FDDTPRINT |  | not follow the Generic Marking.



RECDMMENDED
MDUNTING FADTPRINT
dational information on our Pb-Free strategy and soldering details, please download the UN Semiconductor Soldering and Mounting Techniques Reference Manual, SULDERRM/D.

| DOCUMENT NUMBER: | 98AON03161D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |
| :---: | :---: | :---: | :---: |
| DESCRIPTION: | DFN10, 3X3 MM, 0.5 MM PITCH |  | PAGE 1 OF 1 |

[^0]onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

