







CD54HC259, CD74HC259, CD54HCT259, CD74HCT259 SCHS173D - NOVEMBER 1997 - REVISED NOVEMBER 2021

# CDx4HC(T)259 High-Speed SMOS Logic 8-Bit Addressable Latch

#### 1 Features

- Buffered inputs and outputs
- Four operating modes
- Typical propagation delay of 15ns at  $V_{CC}$  = 5V,  $C_L$  $= 15pF, T_A = 25^{\circ}C$
- Fanout (over temperature range)
  - Standard Outputs: 10 LSTTL loads
  - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- HC types
  - 2 V to 6 V operation
  - High noise immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC}$  = 5 V
- HCT types
  - 4.5 V to 5.5 V operation
  - Direct LSTTL input logic compatability, V<sub>IL</sub> = 0.8  $V (max), V_{IH} = 2 V (min)$

CMOS input compatibility, I<sub>I</sub> ≤ 1μA at V<sub>OL</sub>, V<sub>OH</sub>


### 2 Description

The CDx4HC(T)259 is an 8-bit addressable latch with three active modes of operation (addressable latch, memory, 8-line demultiplexer) and one reset mode.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
CD54HC259F3A	CDIP (16)	21.34 mm × 6.92 mm
CD54HCT259F3A	CDIP (16)	21.34 mm × 6.92 mm
CD74HC259E	PDIP (16)	19.31 mm × 6.35 mm
CD74HCT259E	PDIP (16)	19.31 mm × 6.35 mm
CD74HC259M	SOIC (16)	9.90 mm × 3.90 mm
CD74HCT259M	SOIC (16)	9.90 mm × 3.90 mm

(1) For all packages see the orderable addendum at the end of the data sheet



**Functional Block Diagram** 



#### **Table of Contents**

2 Description17.3 Device Functional Modes3 Revision History28 Power Supply Recommendations4 Pin Configuration and Functions39 Layout5 Specifications49.1 Layout Guidelines5.1 Absolute Maximum Ratings410 Device and Documentation Support5.2 Recommended Operating Conditions410.1 Documentation Support	10
3 Revision History28 Power Supply Recommendations4 Pin Configuration and Functions39 Layout5 Specifications49.1 Layout Guidelines5.1 Absolute Maximum Ratings410 Device and Documentation Support	
4 Pin Configuration and Functions.39 Layout.5 Specifications.49.1 Layout Guidelines.5.1 Absolute Maximum Ratings.410 Device and Documentation Support.	12
5 Specifications49.1 Layout Guidelines5.1 Absolute Maximum Ratings410 Device and Documentation Support	
5.1 Absolute Maximum Ratings4 10 Device and Documentation Support4	
5.2 Neconfinenced Operating Conditions4 To a Documentation Support	
5.3 Thermal Information	13
5.4 Electrical Characteristics	
5.5 Prerequisite for Switching Characteristics	13
5.6 Switching Characteristics <sup>(2)</sup>	13
6 Parameter Measurement Information 8 10.6 Glossary 10.6 Glossary	
7 Detailed Description	
7.1 Overview	. 13

### 3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision C (October 2003) to Revision D (November 2021)

Page

- Updated the numbering, formatting, tables, figures, and cross-references throughout the document to reflect modern datasheet standards......



# **4 Pin Configuration and Functions**

			_
S₀	1 0	16	□□ V <sub>cc</sub>
S₁	2	15	☐☐ CLR
S <sub>2</sub>	3	14	$oxdots$ $\overline{G}$
Q <sub>0</sub> $\Box$	4	13	□ D
Q₁	5	12	□□ Q <sub>7</sub>
Q <sub>2</sub>	6	11	$\square$ Q $_6$
$Q_3 \square$	7	10	⊐ Q₅
GND □□□	8	9	□□ Q <sub>4</sub>

J, D or PW Package 16-Pin CDIP, SOIC or TSSOP Top View



### **5 Specifications**

## 5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp diode current	For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V		±20	mA
I <sub>OK</sub>	Output clamp diode current	For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$		±20	mA
Io	Drain current, per output	For -0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V		±25	mA
Io	Output source or sink current per output pin	For V <sub>O</sub> > -0.5V or V <sub>O</sub> < V <sub>CC</sub> + 0.5V		±25	mA
	Continuous current through	V <sub>CC</sub> or GND		±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C
	Lead temperature (Soldering	Lead temperature (Soldering 10s) (SOIC - lead tips only)			

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **5.2 Recommended Operating Conditions**

			MIN	MAX	UNIT
V	Supply voltage range	HC Types	2	6	V
V <sub>CC</sub>	Supply voltage range	HCT Types	4.5	5.5	
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage	Output voltage			
		V <sub>CC</sub> = 2V		1000	
t <sub>t</sub>	Input rise and fall time	V <sub>CC</sub> = 4.5V		500	ns
		V <sub>CC</sub> = 6V		400	
T <sub>A</sub>	Temperature range	·	-55	125	°C

#### 5.3 Thermal Information

		CD74HC259,	CD74HCT259	
		N (PDIP)	D (SOIC)	
THERMAL METRI	C	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	67	73	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **5.4 Electrical Characteristics**

	DADAMETED	TEST	V 00		25°C		-40°C to 85°C		-55°C to 125°C		UNIT
	PARAMETER	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
HC TY	PES									'	
			2	1.5			1.5		1.5		V
$V_{IH}$	High-level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		V
			2			0.5		0.5		0.5	V
$V_{IL}$	Low-level input voltage		4.5			1.35		1.35		1.35	V
			6			1.8		1.8		1.8	V
		I <sub>OH</sub> = – 20 μA	2	1.9			1.9		1.9		V
	High-level output voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
$V_{OH}$		$I_{OH} = -20 \mu A$	6	5.9			5.9		5.9		V
	High-level output voltage	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
	r light-level output voltage	$I_{OH} = -5.2 \text{ mA}$	6	5.48			5.34		5.2		V
V <sub>OL</sub>		I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1	V
	Low-level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
		I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	Low-level output voltage	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
	Low-level output voltage	I <sub>OL</sub> = 5.2 mA	6			0.26		0.33		0.4	V
l <sub>l</sub>	Input leakage current	$V_I = V_{CC}$ or GND	6			±0.1		±1		±1	μΑ
I <sub>cc</sub>	Supply current	$V_I = V_{CC}$ or GND	6			8		80		160	μΑ
HCT TY	YPES										
V <sub>IH</sub>	High-level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low-level input voltage		4.5 to 5.5			8.0		0.8		0.8	V
.,	High-level output voltage	V <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
V <sub>OH</sub>	High-level output voltage	V <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
.,	Low-level output voltage	V <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
V <sub>OL</sub>	Low-level output voltage	V <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
l <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			±0.1		±1		±1	μΑ
Icc	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			8		80		160	μΑ
		One of A0 - A2 and LE inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	540		675		735	
∆I <sub>CC(1)</sub>	Additional supply current per input pin	D input held at V <sub>CC</sub> – 2.1	4.5 to 5.5		100	432		540		588	μA
		MR input held at V <sub>CC</sub> – 2.1	4.5 to 5.5		100	270		337.5		367.5	

<sup>(1)</sup>  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.



### 5.5 Prerequisite for Switching Characteristics

	DADAMETED	V 00		25°C		-40°	C to 85°	C O	-55°(	C to 12	5°C	LINUT
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
HC TYP	PES	'										
		2	70			90			105			
t <sub>WL</sub>	Pulse Width $\overline{G}$	4.5	14			18			21			ns
		5	12			15			18			
		2	70			90			105			
t <sub>WL</sub>	CLR	4.5	14			18			21			ns
		6	12			15			18			
	Setup time	2	80			100			120			
t <sub>SU</sub>	D to G	4.5	16			20			24			ns
	S to G	6	14			17			20			
	Hold time	2	0			0			0			
t <sub>H</sub>	D to $\overline{G}$	4.5	0			0			0			ns
	S to G	6	0			0			0			
HCT TY	(PES			,								
t <sub>WL</sub>	Pulse width G CLR	4.5	18			23			27			ns
t <sub>SU</sub>	Setup Time D to $\overline{G}$ S to $\overline{G}$	4.5	17			21			26			ns
t <sub>H</sub>	Hold Time D to $\overline{G}$ S to $\overline{G}$	4.5	0			0			0			pF



# 5.6 Switching Characteristics<sup>(2)</sup>

 $C_L = 50pF$ , Input  $t_t = 6ns$ 

	PARAMETER	V 00	:	25°C		-40°C to	85°C	-55°C to 1	125°C	UNIT
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
HC TY	PES .								•	
		2			185		230		280	
	D to Q	4.5		15 <sup>(1)</sup>	37		46		56	ns
		6			31		39		48	
		2			170		215		255	
	G to Q	4.5		14 <sup>(1)</sup>	34		43		51	ns
•		6			29		37		43	
t <sub>pd</sub>		2			185		230		280	
	S to Q	4.5		15 <sup>(1)</sup>	37		46		56	ns
		6			31		39		48	
		2			155		195		235	
	CLR to Q	4.5		13 <sup>(1)</sup>	31		39		47	ns
		6			26		33		40	
		2			75		95		110	
t <sub>t</sub>	Output transition time	4.5			15		19		22	ns
		6			13		16		19	
C <sub>pd</sub>	Power dissipation Capacitance <sup>(1)</sup>	5		21 <sup>(1)</sup>						pF
Ci	Input capacitance		10		10		10		10	pF
нст т	YPES								·	
	D to Q	4.5		16 <sup>(1)</sup>	39		49		59	ns
	G to Q	4.5		16 <sup>(1)</sup>	38		48		57	ns
t <sub>pd</sub>	S to Q	4.5		17 <sup>(1)</sup>	41		51		61	ns
	CLR to Q	4.5		16 <sup>(1)</sup>	39		49		59	pF
C <sub>pd</sub>	Power dissipaction Capacitance <sup>(1)</sup>	5		22 <sup>(1)</sup>						pF
Ci	Input Capacitance		10		10		10		10	pF
t <sub>t</sub>	Output transition time	4.5			15		19	,	22	ns

<sup>(1)</sup>  $C_L = 15 pF$  and  $V_{CC} = 5 V$ . (2) For details on CMOS power calculation see, SCAA053B.




 $V_{CC}$ 

#### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 6 ns.

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




Figure 6-2. Voltage Waveforms, Standard CMOS Inputs Pulse Duration




Figure 6-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times




Figure 6-4. Voltage Waveforms, Standard CMOS Inputs Setup Propagation Delays

Input

cmos






Figure 6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration





Figure 6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}.$ 

Figure 6-8. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays



### 7 Detailed Description


#### 7.1 Overview

The CDx4HC(T)259 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear  $(\overline{CLR})$  and enable  $(\overline{G})$  inputs:

- Addressable-latch mode: CLR = HIGH; G = LOW
  - Data at the data-in terminal is written into the addressed latch
  - The addressed latch follows the data input, with all unaddressed latches remaining in their previous states
- Memory mode: CLR = HIGH; G = HIGH
  - All latches remain in their previous states and are unaffected by the data or address inputs
  - To eliminate the possibility of entering erroneous data in the latches, G should be held high (inactive) while
    the address lines are changing
- 1-of-8 decoding or demultiplexing mode: CLR = LOW; G = LOW
  - The addressed output follows the level of the D input with all other outputs low
- Clear mode: CLR = LOW; G = HIGH
  - All outputs are low and unaffected by the address and data inputs

#### 7.2 Functional Block Diagram





#### 7.3 Device Functional Modes

The Function Tableand Latch Selection Table below list the functional modes of the CDx4HC(T)259.

**Table 7-1. Function Table** 

INPUTS(1)	)	OUTPUT OF	EACH OTHER	FUNCTION		
CLR	G	ADDRESSED LATCH <sup>(2)</sup>	OUTPUT <sup>(2)</sup>			
Н	L	D	Q <sub>iO</sub>	Addressable latch		
Н	Н	Q <sub>iO</sub>	Q <sub>iO</sub>	Memory		
L	L	D	L	8-line demultiplexer		
L	Н	L	L	Clear		

- (1) H = High voltage level, L = Low voltage level
- (2) Q<sub>iO</sub> = Previous output state of selected latch, D = Data input logic value

**Table 7-2. Latch Selection Table** 

SELECT INPUT	SELECT INPUTS <sup>(1)</sup>									
S2	S1	S0	ADDRESSED							
L	L	L	0							
L	L	Н	1							
L	Н	L	2							
L	Н	Н	3							
Н	L	L	4							
Н	L	Н	5							
Н	Н	L	6							
Н	Н	Н	7							

(1) H = High Voltage Level, L = Low Voltage Level



### 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



### 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

#### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

18-Mar-2022 www.ti.com

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8985201EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8985201EA CD54HCT259F3A	Samples
CD54HC259F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8551901EA CD54HC259F3A	Samples
CD54HCT259F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8985201EA CD54HCT259F3A	Samples
CD74HC259E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC259E	Samples
CD74HC259M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC259M	Samples
CD74HC259M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HC259M	Samples
CD74HC259MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC259M	Samples
CD74HCT259E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT259E	Samples
CD74HCT259EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT259E	Samples
CD74HCT259M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT259M	Samples
CD74HCT259M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT259M	Samples
CD74HCT259M96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT259M	Samples
CD74HCT259MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT259M	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

### PACKAGE OPTION ADDENDUM

www.ti.com 18-Mar-2022

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC259, CD54HCT259, CD74HC259, CD74HCT259;

Catalog: CD74HC259, CD74HCT259

Military: CD54HC259, CD54HCT259

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

www.ti.com 17-Aug-2022

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC259M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC259M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC259M96	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
CD74HCT259M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com 17-Aug-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC259M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC259M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HC259M96	SOIC	D	16	2500	366.0	364.0	50.0
CD74HCT259M96	SOIC	D	16	2500	340.5	336.1	32.0



www.ti.com 17-Aug-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC259E	CD74HC259E N		16	25	506	13.97	11230	4.32
CD74HC259E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC259M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT259E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT259E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT259EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT259EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT259M	D	SOIC	16	40	507	8	3940	4.32

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated