

SNx5HVD1x 3.3-V RS-485 Transceivers

1 Features

- Operates with a 3.3-V supply
- Bus-pin ESD protection exceeds 16-kV HBM
- 1/8 Unit-load option available (up to 256 nodes on the bus)
- Optional driver output transition times for signaling rates ¹ of 1 Mbps, 10 Mbps, and 32 Mbps
- Meets or exceeds the requirements of ANSI TIA/EIA-485-A
- Bus-pin short-circuit protection from –7 V to 12 V
- Low-current standby mode: 1 μ A, typical
- Open-circuit, idle-bus, and shorted-bus fail-safe receiver
- Thermal shutdown protection
- Glitch-free power-up and power-down protection for hot-plugging applications
- SN75176 footprint

2 Applications

- Digital motor control
- **Utility meters**
- Chassis-to-chassis interconnects
- Electronic security stations
- Industrial process control
- **Building automation**
- **Point-of-sale (POS) terminals and networks**

3 Description


The SN65HVD10, SN75HVD10, SN65HVD11, SN75HVD11, SN65HVD12, and SN75HVD12 bus transceivers all combine a 3-state differential line driver, as well as a differential input line receiver that operates with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits, designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables, that can be externally connected together to function as direction control. Very low device standby supply current, can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port, that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN65HVD10		
SN65HVD11	SOIC (8)	4.90 mm × 3.91 mm
SN65HVD12		
SN75HVD10		
SN75HVD11	PDIP (8)	9.81 mm × 6.35 mm
SN75HVD12		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

Typical Application Diagram

¹ The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features	1	9.2 Functional Block Diagram.....	17
2 Applications	1	9.3 Feature Description.....	17
3 Description	1	9.4 Device Functional Modes.....	17
4 Revision History	2	10 Application and Implementation	19
5 Device Comparison Table	3	10.1 Application Information.....	19
6 Pin Configuration and Functions	3	10.2 Typical Application.....	20
7 Specifications	4	11 Power Supply Recommendations	23
7.1 Absolute Maximum Ratings.....	4	12 Layout	23
7.2 ESD Ratings.....	4	12.1 Layout Guidelines.....	23
7.3 Recommended Operating Conditions.....	4	12.2 Layout Example.....	24
7.4 Thermal Information.....	5	12.3 Thermal Considerations.....	24
7.5 Driver Electrical Characteristics.....	5	13 Device and Documentation Support	26
7.6 Receiver Electrical Characteristics.....	6	13.1 Device Support.....	26
7.7 Power Dissipation Characteristics.....	6	13.2 Related Links.....	26
7.8 Driver Switching Characteristics.....	7	13.3 Receiving Notification of Documentation Updates.....	26
7.9 Receiver Switching Characteristics.....	8	13.4 Support Resources.....	26
7.10 Dissipation Ratings.....	8	13.5 Trademarks.....	26
7.11 Typical Characteristics.....	9	13.6 Electrostatic Discharge Caution.....	26
8 Parameter Measurement Information	11	13.7 Glossary.....	26
9 Detailed Description	17	14 Mechanical, Packaging, and Orderable Information	26
9.1 Overview.....	17		

4 Revision History


Changes from Revision O (February 2017) to Revision P (February 2022)	Page
• Changed the <i>Thermal Information</i> table.....	5
<hr/>	
Changes from Revision N (July 2015) to Revision O (February 2017)	Page
• Added MIN value of -55°C to the Storage temperature in <i>Absolute Maximum Ratings</i>	4
<hr/>	
Changes from Revision M (July 2013) to Revision N (July 2015)	Page
• Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
<hr/>	
Changes from Revision L (July 2013) to Revision M (July 2013)	Page
• Changed the $V_{\text{IT}+}$ TYP value From: -0.65 V To: -0.065 V	6
<hr/>	
Changes from Revision K (September 2011) to Revision L (July 2013)	Page
• Added TYP = -0.65 V to $V_{\text{IT}+}$	6
• Added TYP = -0.1 V to $V_{\text{IT}-}$	6
<hr/>	
Changes from Revision J (February 2009) to Revision K (September 2011)	Page
• Added new section 'LOW-POWER STANDBY MODE', in the Application Information section.....	18

5 Device Comparison Table

PART NUMBER		SIGNALING RATE	UNIT LOADS	T _A	SOIC MARKING
SOIC ⁽¹⁾	PDIP				
SN65HVD10D	SN65HVD10P	32 Mbps	1/2	-40°C to 85°C	VP10
SN65HVD11D	SN65HVD11P	10 Mbps	1/8		VP11
SN65HVD12D	SN65HVD12P	1 Mbps	1/8		VP12
SN75HVD10D	SN75HVD10P	32 Mbps	1/2	-0°C to 70°C	VN10
SN75HVD11D	SN75HVD11P	10 Mbps	1/8		VN11
SN75HVD12D	SN75HVD12P	1 Mbps	1/8		VN12
SN65HVD10QD	SN65HVD10QP	32 Mbps	1/2	-40°C to 125°C	VP10Q
SN65HVD11QD	SN65HVD11QP	10 Mbps	1/8		VP11Q

(1) The D package is available as a tape and reel. Add an R suffix to the part number (that is, SN75HVD11DR) for this option.

6 Pin Configuration and Functions



**Figure 6-1. D, JD, or HKJ Package
8-Pin SOIC or PDIP
(Top View)**

Table 6-1. Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.			
A	6	Bus input/output	Driver output or receiver input (complementary to B)	
B	7	Bus input/output	Driver output or receiver input (complementary to A)	
D	4	Digital input	Driver data input	
DE	3	Digital input	Active-high driver enable	
GND	5	Reference potential	Local device ground	
R	1	Digital output	Receive data output	
RE	2	Digital input	Active-low receiver enable	
V _{CC}	8	Supply	3-V to 3.6-V supply	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted ⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.3	6	V
	Voltage at A or B	-9	14	V
	Input voltage at D, DE, R, or \bar{R} E	-0.5	$V_{CC} + 0.5$	V
	Voltage input, transient pulse, A and B, through $100\ \Omega$, see Figure 8-12	-50	50	V
I_O	Receiver output current	-11	11	mA
	Continuous total power dissipation	See Section 7.10		
T_J	Junction temperature	170		
T_{STG}	Storage temperature	-55	145	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section 7.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Pins 5, 6, and 7	± 16000
		All pins	± 4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	All pins	
		Electrical fast transient/burst ⁽³⁾	Pins 5, 6, and 7	± 4000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) Tested in accordance with IEC 61000-4-4.

7.3 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.6		
V_I or V_{IC}	Voltage at any bus terminal (separately or common mode)	-7 ⁽¹⁾	12		
V_{IH}	High-level input voltage	D, DE, \bar{R} E	2	V_{CC}	V
V_{IL}	Low-level input voltage	D, DE, \bar{R} E	0	0.8	
V_{ID}	Differential input voltage	See Figure 8-8	-12	12	
I_{OH}	High-level output current	Driver	-60		mA
		Receiver	-8		
I_{OL}	Low-level output current	Driver		60	mA
		Receiver		8	
R_L	Differential load resistance	54	60		Ω
C_L	Differential load capacitance		50		pF
Signaling rate		HVD10		32	Mbps
		HVD11		10	
		HVD12		1	
T_J ⁽²⁾	Junction temperature			145	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) See thermal characteristics table for information regarding this specification.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾				UNIT	
SNx5HVD1xx		D (SOIC) P (PDIP)			
8 Pins		8 Pins			
$R_{\theta JA}$	Junction-to-ambient thermal resistance		116.7	84.3	°C/W
$R_{\theta JC}$ JC(top)	Junction-to-case (top) thermal resistance		56.3	65.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		63.4	62.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter		8.8	31.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		62.6	60.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Driver Electrical Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage	$I_I = -18$ mA		-1.5			V
$ V_{OD} $	Differential output voltage ⁽²⁾	$I_O = 0$		2		V_{CC}	V
		$R_L = 54 \Omega$, See Figure 8-1		1.5			
		$V_{test} = -7$ V to 12 V, See Figure 8-2		1.5			
$\Delta V_{OD} $	Change in magnitude of differential output voltage	See Figure 8-1 and Figure 8-2		-0.2	0.2		V
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage	See Figure 8-3		400			mV
$V_{OC(ss)}$	Steady-state common-mode output voltage			1.4	2.5	V	
$\Delta V_{OC(ss)}$	Change in steady-state common-mode output voltage			-0.05	0.05	V	
I_{OZ}	High-impedance output current	See receiver input currents					
I_I	Input current	D		-100	0		μA
		DE		0	100		
I_{OS}	Short-circuit output current	$-7 \text{ V} \leq V_O \leq 12 \text{ V}$		-250	250	mA	
$C_{(OD)}$	Differential output capacitance	$V_{OD} = 0.4 \sin(4E6\pi t) + 0.5 \text{ V}$, DE at 0 V		16		pF	
I_{CC}	Supply current	\bar{RE} at V_{CC} , D and DE at V_{CC} , No load	Receiver disabled and driver enabled	9	15.5	mA	
		\bar{RE} at V_{CC} , D at V_{CC} , DE at 0 V, No load	Receiver disabled and driver disabled (standby)	1	5	μA	
		\bar{RE} at 0 V, D and DE at V_{CC} , No load	Receiver enabled and driver enabled	9	15.5	mA	

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) For $T_A > 85^\circ\text{C}$, V_{CC} is $\pm 5\%$.

7.6 Receiver Electrical Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+} Positive-going input threshold voltage	$I_O = -8 \text{ mA}$			-0.065	-0.01	
V_{IT-} Negative-going input threshold voltage	$I_O = 8 \text{ mA}$		-0.2	-0.1		V
V_{hys} Hysteresis voltage ($V_{IT+} - V_{IT-}$)				35		mV
V_{IK} Enable-input clamp voltage	$I_I = -18 \text{ mA}$		-1.5			V
V_{OH} High-level output voltage	$V_{ID} = 200 \text{ mV}$, $I_{OH} = -8 \text{ mA}$, see Figure 8-8		2.4			V
V_{OL} Low-level output voltage	$V_{ID} = -200 \text{ mV}$, $I_{OL} = 8 \text{ mA}$, see Figure 8-8			0.4		V
I_{OZ} High-impedance-state output current	$V_O = 0$ or V_{CC} , \bar{RE} at V_{CC}		-1	1		μA
I_I Bus input current	V_A or $V_B = 12 \text{ V}$	HVD11, HVD12, Other inputs at 0 V		0.05	0.11	
	V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0 \text{ V}$			0.06	0.13	
	V_A or $V_B = -7 \text{ V}$		-0.1	-0.05		
	V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0 \text{ V}$		-0.05	-0.04		
	V_A or $V_B = 12 \text{ V}$	HVD10, Other inputs at 0 V		0.2	0.5	
	V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0 \text{ V}$			0.25	0.5	
	V_A or $V_B = -7 \text{ V}$		-0.4	-0.2		
	V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0 \text{ V}$		-0.4	-0.15		
I_{IH} High-level input current, \bar{RE}	$V_{IH} = 2 \text{ V}$		-30	0		μA
I_{IL} Low-level input current, \bar{RE}	$V_{IL} = 0.8 \text{ V}$		-30	0		μA
C_{ID} Differential input capacitance	$V_{ID} = 0.4 \sin(4E6\pi t) + 0.5 \text{ V}$, DE at 0 V			15		pF
I_{CC} Supply current	\bar{RE} at 0 V D and DE at 0 V No load	Receiver enabled and driver disabled		4	8	mA
	\bar{RE} at V_{CC} D at V_{CC} DE at 0 V No load	Receiver disabled and driver disabled (standby)		1	5	μA
	\bar{RE} at 0 V D and DE at V_{CC} No load	Receiver enabled and driver enabled		9	15.5	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

7.7 Power Dissipation Characteristics

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
P_D Device power dissipation	$R_L = 60 \Omega$, $C_L = 50 \text{ pF}$, DE at V_{CC} , \bar{RE} at 0 V, Input to D is a 50% duty-cycle square wave at indicated signaling rate		HVD10 (32Mbps)	198	250	
			HVD11 (10Mbps)	141	176	
			HVD12 (500 kbps)	133	161	
T_A Ambient air temperature ⁽¹⁾	High-K board, no airflow		D pkg	-40	116	
	No airflow ⁽²⁾		P pkg	-40	123	°C
T_{JSD} Thermal shutdown junction temperature ⁽¹⁾				165		°C

(1) See Section 12.3.1 section for an explanation of these parameters.

(2) JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.

7.8 Driver Switching Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
t_{PLH}	Propagation delay time, low-to-high-level output	$R_L = 54 \Omega, C_L = 50 \text{ pF}$ See Figure 8-4	5	8.5	16	ns		
			18	25	40			
			135	200	300			
	Propagation delay time, high-to-low-level output		5	8.5	16	ns		
			18	25	40			
			135	200	300			
t_r	Differential output signal rise time		3	4.5	10	ns		
			10	20	30			
			100	170	300			
	Differential output signal fall time		3	4.5	10	ns		
			10	20	30			
			100	170	300			
$t_{sk(p)}$	Pulse skew ($ t_{PHL} - t_{PLH} $)							
	HVD10							
	HVD11							
$t_{sk(pp)}$ ⁽²⁾	Part-to-part skew							
	HVD10							
	HVD11							
t_{PZH}	Propagation delay time, high-impedance-to-high-level output							
	HVD10							
	HVD11							
t_{PHZ}	Propagation delay time, high-level-to-high-impedance output							
	HVD10							
	HVD11							
t_{PZL}	Propagation delay time, high-impedance-to-low-level output							
	HVD10							
	HVD11							
t_{PLZ}	Propagation delay time, low-level-to-high-impedance output							
	HVD10							
	HVD11							
t_{PZH}	Propagation delay time, standby-to-high-level output		$R_L = 110 \Omega, \bar{R_E} = 0 \text{ V}$ See Figure 8-5					
	HVD12							
t_{PZL}	Propagation delay time, standby-to-low-level output		$R_L = 110 \Omega, \bar{R_E} = 0 \text{ V}$ See Figure 8-6					
	HVD12							
t_{PZH}	Propagation delay time, standby-to-high-level output		$R_L = 110 \Omega, \bar{R_E} = 3 \text{ V}$ See Figure 8-5					
	HVD12							
t_{PZL}	Propagation delay time, standby-to-low-level output		$R_L = 110 \Omega, \bar{R_E} = 3 \text{ V}$ See Figure 8-6					
	HVD12							

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

7.9 Receiver Switching Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$ $C_L = 15 \text{ pF}$ See Figure 8-9	12.5	20	25	ns
t_{PHL}	Propagation delay time, high-to-low-level output		12.5	20	25	
t_{PLH}	Propagation delay time, low-to-high-level output		30	55	70	
t_{PHL}	Propagation delay time, high-to-low-level output		30	55	70	
$t_{sk(p)}$	Pulse skew ($ t_{PHL} - t_{PLH} $)	HVD10			1.5	ns
		HVD11			4	
		HVD12			4	
$t_{sk(pp)}$ ⁽²⁾	Part-to-part skew	HVD10			8	ns
		HVD11			15	
		HVD12			15	
t_r	Output signal rise time	$C_L = 15 \text{ pF}$ See Figure 8-9	1	2	5	ns
t_f	Output signal fall time		1	2	5	
t_{PZH} ⁽¹⁾	Output enable time to high level	$C_L = 15 \text{ pF, DE at } 3 \text{ V}$ See Figure 8-10			15	ns
t_{PZL} ⁽¹⁾	Output enable time to low level				15	
t_{PHZ}	Output disable time from high level				20	
t_{PLZ}	Output disable time from low level				15	
t_{PZH} ⁽²⁾	Propagation delay time, standby-to-high-level output	$C_L = 15 \text{ pF, DE at } 0$ See Figure 8-11			6	μs
t_{PZL} ⁽²⁾	Propagation delay time, standby-to-low-level output				6	

(1) All typical values are at 25°C and with a 3.3-V supply

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

7.10 Dissipation Ratings

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D ⁽²⁾	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D ⁽³⁾	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW
P	1290 mW	10.75 mW/°C	806 mW	645 mW	215 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

(3) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.

7.11 Typical Characteristics




Figure 7-1. HVD10 RMS Supply Current vs Signaling Rate




Figure 7-2. HVD11 RMS Supply Current vs Signaling Rate




Figure 7-3. HVD12 RMS Supply Current vs Signaling Rate




Figure 7-4. HVD10 Bus Input Current vs Bus Input Voltage




Figure 7-5. HVD11 or HVD12 Bus Input Current vs Bus Input Voltage




Figure 7-6. High-Level Output Current vs Driver High-Level Output Voltage

7.11 Typical Characteristics (continued)




Figure 7-7. Low-Level Output Current vs Driver Low-Level Output Voltage




Figure 7-8. Driver Differential Output vs Free-Air Temperature




Figure 7-9. Driver Output Current vs Supply Voltage






Figure 7-10. Enable Time vs Common-Mode Voltage

8 Parameter Measurement Information





Copyright © 2017, Texas Instruments Incorporated

Figure 8-1. Driver V_{OD} Test Circuit and Voltage and Current Definitions



Copyright © 2017, Texas Instruments Incorporated



Figure 8-2. Driver V_{OD} With Common-Mode Loading Test Circuit



Copyright © 2017, Texas Instruments Incorporated

Input: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_O = 50$ Ω


Figure 8-3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_O = 50$ Ω


Figure 8-4. Driver Switching Test Circuit and Voltage Waveforms



Copyright © 2017, Texas Instruments Incorporated


Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_0 = 50$ Ω**Figure 8-5. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms**

Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_0 = 50$ Ω**Figure 8-6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms**


Copyright © 2017, Texas Instruments Incorporated

The time $t_{PZL(x)}$ is the measure from DE to $V_{OD}(x)$. V_{OD} is valid when it is greater than 1.5 V.**Figure 8-7. Driver Enable Time from DE to V_{OD}**




Copyright © 2017, Texas Instruments Incorporated

Figure 8-8. Receiver Voltage and Current Definitions




Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_O = 50 \Omega$




Copyright © 2017, Texas Instruments Incorporated

Figure 8-9. Receiver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$



Copyright © 2017, Texas Instruments Incorporated

Figure 8-10. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled






Figure 8-11. Receiver Enable Time From Standby (Driver Disabled)



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 8-12. Test Circuit, Transient Over Voltage Test



	R1/R2	R3
SN65HVD10	9 kW	45 kW
SN65HVD11	36 kW	180 kW
SN65HVD12	36 kW	180 kW

Copyright © 2017, Texas Instruments Incorporated

Figure 8-13. Equivalent Input and Output Schematic Diagrams


9 Detailed Description

9.1 Overview

The SN65HVD10, SN65HVD11, and SN65HVD12 are 3.3 V, half-duplex, and RS-485 transceivers that are available in 3 speed grades suitable for data transmission up to 32 Mbps, 10 Mbps, and 1 Mbps.

These devices have both active-high driver enables and active-low receiver enables. A standby current of less than 5 μ A can be achieved by disabling both driver and receiver.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

Internal ESD protection circuits protect the transceiver bus terminals against $\pm 16\text{-kV}$ Human Body Model (HBM) electrostatic discharges and $\pm 4\text{-kV}$ electrical fast transients (EFT) according to IEC61000-4-4.

The SN65HVD1x half-duplex family provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit fail-safe conditions, as well as a typical receiver hysteresis of 35 mV.

9.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground; therefore, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} ; therefore, when left open while the driver is enabled, output A turns high and B turns low.

Table 9-1. Driver Functions⁽¹⁾

Table 3-1. Driver Functions				
INPUT	ENABLE	OUTPUTS		FUNCTION
D	DE	A	B	
H	H	H	L	Actively drive bus High
L	H	L	H	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus High by default

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

When the receiver enable pin, \overline{RE} , is logic low, the receiver is disabled. When the differential input voltage, defined as $V_{ID} = V_A - V_B$, is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R ,

turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} , the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go fail-safe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or when the bus is not actively driven (idle bus).

Table 9-2. Receiver Functions⁽¹⁾

DIFFERENTIAL INPUT $V_{ID} = V_A - V_B$	ENABLE \overline{RE}	OUTPUT R	FUNCTION
$V_{ID} > V_{IT+}$	L	H	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

9.4.1 Low-Power Standby Mode

When both the driver and receiver are disabled (DE low and \overline{RE} high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver or receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 μ A. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.


10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The SN65HVD10, 'HVD11, and 'HVD12 are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow the configuration of different operating modes.




Copyright © 2016, Texas Instruments Incorporated

Figure 10-1. Half-Duplex Transceiver Configurations

1. Using independent enable lines provides the most flexible control, as it allows the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows selective listening into the bus traffic, whether the driver is transmitting data or not.
2. Combining the enable signals simplify the interface to the controller, by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.
3. Only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

10.2 Typical Application

An RS-485 bus consists of multiple transceivers connected in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows higher data rates over a longer cable length.



Copyright © 2016, Texas Instruments Incorporated

Figure 10-2. Typical RS-485 Network With Half-Duplex Transceivers

10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking, that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing small signal jitter of up to 5 or 10%.




Figure 10-3. Cable Length vs Data Rate Characteristic

10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line, which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length or round-trip delay of a stub should be less than one-tenth of the rise time of the driver, therefore giving a maximum physical stub length as shown in [Equation 1](#).

$$L_{(STUB)} \leq 0.1 \times t_r \times v \times c \quad (1)$$

where

- t_r is the 10/90 rise time of the driver
- v is the signal velocity of the cable or trace as a factor of c
- c is the speed of light (3×10^8 m/s)

Per [Equation 1](#), [Table 10-1](#) lists the maximum cable-stub lengths for the minimum-driver output rise-times of the SN65HVD1x full-duplex family of transceivers for a signal velocity of 78%.

Table 10-1. Maximum Stub Length

DEVICE	MINIMUM DRIVER OUTPUT RISE TIME (ns)	MAXIMUM STUB LENGTH	
		(m)	(ft)
SN65HVD10	3	0.07	0.23
SN65HVD11	10	0.23	0.75
SN65HVD12	100	2.34	7.67

10.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 kΩ. SN65HVD11 and HVD12 are both 1/8 UL transceivers, which means that up to 256 receivers can be connected to the bus. The SN65HVD10 is a 1/4 UL transceiver, and up to 64 receivers can be connected to the bus.

10.2.1.4 Receiver Fail-safe

The differential receivers of the SN65HVD1x family are fail-safe to invalid bus states caused by:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving.


In any of these cases, the differential receiver will output a fail-safe logic High state so that the output of the receiver is not indeterminate.

Receiver fail-safe is accomplished by offsetting the receiver thresholds, such that the input indeterminate range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than +200 mV, and must output a Low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the fail-safe performance are $V_{IT(+)}$ and $V_{IT(-)}$. As shown in [Section 7.6](#), differential signals more negative than -200 mV will always cause a Low receiver output, and differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it is still above the maximum $V_{IT(+)}$ threshold of -10 mV, and the receiver output will be High.

10.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is therefore necessary. Figure 10-4 shows a protection circuit against 10-kV ESD (IEC 61000-4-2), 4-kV EFT (IEC 61000-4-4), and 1-kV surge (IEC 61000-4-5) transients.



Copyright © 2017, Texas Instruments Incorporated

Figure 10-4. Transient Protection Against ESD, EFT, and Surge Transients

Table 10-2. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	3.3-V, full-duplex RS-485 transceiver	SN65HVD1xD	TI
R1, R2	10-Ω, pulse-proof, thick-film resistor	CRCW0603010RJNEAHP	Vishay
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

10.2.3 Application Curve

Figure 10-5 demonstrates operation of the SN65HVD12 at a signaling rate of 250 kbps. Two SN65HVD12 transceivers are used to transmit data through a 2,000 foot (600 m) segment of Commscope 5524 category 5e+ twisted pair cable. The bus is terminated at each end by a 100-Ω resistor, matching the cable characteristic impedance.




Figure 10-5. SN65HVD12 Input and Output Through 2000 Feet of Cable

11 Power Supply Recommendations

To assure reliable operation at all data rates and supply voltages, each supply must be buffered with a 100-nF ceramic capacitor located as close to the supply pins as possible. The TPS76333 linear voltage regulator is suitable for the 3.3-V supply.

12 Layout

12.1 Layout Guidelines

On-chip IEC-ESD protection is sufficient for laboratory and portable equipment, but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices.

It is because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, that high-frequency layout techniques must be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use V_{CC} and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the V_{CC} pins of transceiver, UART, and controller ICs on the board.
5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
6. Use 1-k Ω to 10-k Ω pull-up or pull-down resistors to enable lines to limit noise currents in these lines during transient events.
7. Insert pulse-proof series resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

12.2 Layout Example




Figure 12-1. SN65HVD1x Layout Example

12.3 Thermal Considerations

12.3.1 Thermal Characteristics of IC Packages

$R_{\theta JA}$ (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

$R_{\theta JA}$ is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

$R_{\theta JA}$ can be used to compare the thermal performance of packages when specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. $R_{\theta JA}$ is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best case in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in $R_{\theta JA}$ can be measured between these two test cards.

$R_{\theta JC}$ (Junction-to-Case Thermal Resistance) is defined as the difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from the die, through the mold compound into the copper block.

$R_{\theta JC}$ is a useful thermal characteristic when a heat sink is applied to package. It is not a useful characteristic to predict junction temperature, because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with $R_{\theta JB}$ in 1-dimensional thermal simulation of a package system.

$R_{\theta JB}$ (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. $R_{\theta JB}$ is only defined for the high-k test card.

$R_{\theta JB}$ provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 12-2.




Figure 12-2. PCB Thermal Resistances

13 Device and Documentation Support

13.1 Device Support

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 13-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65HVD10	Click here				
SN65HVD11	Click here				
SN65HVD12	Click here				
SN75HVD10	Click here				
SN75HVD11	Click here				
SN75HVD12	Click here				

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD10D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	
SN65HVD10DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	
SN65HVD10DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD10	Samples
SN65HVD10QD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	
SN65HVD10QDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	
SN65HVD10QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD11D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	
SN65HVD11DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	
SN65HVD11DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD11	Samples
SN65HVD11QD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	
SN65HVD11QDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	
SN65HVD11QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples
SN65HVD12D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	
SN65HVD12DG4	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	
SN65HVD12DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples
SN65HVD12DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples
SN65HVD12P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD12	Samples
SN75HVD10D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	
SN75HVD10DR	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	
SN75HVD10P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD10	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75HVD11D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD11DG4	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD11DR	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD11DRG4	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD12D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	
SN75HVD12DR	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	
SN75HVD12P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samples
SN75HVD12PE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD10, SN65HVD11, SN65HVD12 :


- Enhanced Product : [SN65HVD10-EP](#), [SN65HVD12-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications


TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD10DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD10DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD10QDR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD10QDR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD11DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD11DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD11QDR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD11QDR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD12DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD12DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD10DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD11DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD12DR	SOIC	D	8	2500	340.5	336.1	25.0

TUBE


*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65HVD10D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD10DG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD10P	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD10QD	D	SOIC	8	75	507	8	3940	4.32
SN65HVD10QDG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11DG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11P	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD11QD	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11QDG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD12D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD12DG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD12P	P	PDIP	8	50	506	13.97	11230	4.32
SN75HVD10D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD10P	P	PDIP	8	50	506	13.97	11230	4.32
SN75HVD11D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD11DG4	D	SOIC	8	75	507	8	3940	4.32
SN75HVD12D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD12P	P	PDIP	8	50	506	13.97	11230	4.32
SN75HVD12PE4	P	PDIP	8	50	506	13.97	11230	4.32



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

NOTES:

- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- Falls within JEDEC MS-001 variation BA.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated