REVISIONS																				
LTR	DESCRIPTION								DA	TE (YI	R-MO-I	DA)		APPF	ROVED					
	1												1				1			
REV																				
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29					
REV STATUS				RE\	/	1														
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PAREI	D BY		1							1		1			
				Charles F. Saffle																
								DI	EFEN	SE SI	UPPL	Y CE	NTER			US				
		עא דוווד		CHE	CKED	BY							JLUW httr	BU5;	, OHIO	0 434	218-39 a.mil	990		
DRA	WIN	G				Phu H.	Nguye	n												
2.0		-		APP	ROVEI	D BY														
THIS DRAWIN	IG IS A	VAILA	BLE		т	homas	MHO	22		міс			лт г	רוחור	ΓΑΙ Ι			ТАСР	=	
FOR US DEPAR	SE BY A	ALL ITS			I	nomas				CM	OS, 3	3.3-V	HIG	H PE	RFO	RMA	NCE	CLO	- CK	
			E	DRA	WING	APPR	OVAL D	DATE		SYI	NCH	RONI	ZER	AND	JITT	ER C	LEA	NER,		
DEPARIMEN	II OF L	JEFEN	ISE			09-1	0-01			MO	NOL	ITHIC	C SIL	ICON	1					
ΔΜ	SC N/A																			
,				KEV	ISION	LEVEL					∠⊨ 4	CA	67268	,DE ₿		Į	5962-	0723	0	
										, 015	FT		5.200	-	1					
										SHE	C I		1	OF	29					

#### 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function		
01	CDCM7005M	3.3-V High performance clock synchronizer and jitter cleaner		

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

	Device class		Device req	uirements documentation
	Μ	Vendo JAN cl	r self-certification to ass level B microcir	the requirements for MIL-STD-883 compliant, non- cuits in accordance with MIL-PRF-38535, appendix A
	Q or V	Certific	ation and qualificat	ion to MIL-PRF-38535
1.2.4	Case outline(s).	The case outline(s) are as de	signated in MIL-ST	D-1835 and as follows:
	Outline letter	Descriptive designator	<u>Terminals</u>	Package style
	Х	See figure 1.	52	Quad flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 2

#### 1.3 Absolute maximum ratings. 1/

Supply voltage range (V <sub>CC</sub> , A <sub>VCC</sub> , V <sub>CC_CP</sub> )	0.5 V to 4.6 V <u>2</u> /
Input voltage range (V <sub>I</sub> )	0.5 V to V <sub>CC</sub> + 0.5 V <u>3</u> /
Output voltage range (V <sub>0</sub> )	0.5 V to V <sub>CC</sub> + 0.5 V <u>3</u> /
Input current $(I_{IN})$ $(V_{IN} < 0 V, V_{IN} > V_{CC})$	±20 mA
Output current for LVPECL/LVCMOS outputs (I <sub>0</sub> ) (0 V < V <sub>0</sub> < V <sub>CC</sub> )	±50 mA
Storage temperature range (T <sub>stg</sub> )	65°C to +150°C
Maximum junction temperature (T <sub>J</sub> )	+125°C
Thermal resistance, junction-to-ambient (R <sub>0JA</sub> )	21.813°C/W <u>4</u> / <u>5</u> /
Thermal resistance, junction-to-case (R <sub>eJC</sub> )	0.849°C/W 4/ 6/

#### 1.4 Recommended operating conditions.

V <sub>CC</sub> , A <sub>VCC</sub>	3 V to 3.6 V
V <sub>CC CP</sub>	2.3 V to V <sub>CC</sub>
Maximum low-level input voltage, LVCMOS (VIL)	0.3 x V <sub>CC</sub> <u>7</u> /
Minimum high-level input voltage, LVCMOS (VIH)	0.7 x V <sub>CC</sub> <u>7</u> /
Maximum high-level output current, LVCMOS (I <sub>OH</sub> )	-8 mA <u>8</u> /
Maximum low-level output current, LVCMOS (IoL)	8 mA <u>8</u> /
Input voltage range, LVCMOS (VI)	0 V to 3.6 V
Input amplitude range, LVPECL (VINPP)	0.5 V to 1.3 V <u>9</u> /
Common-mode input voltage range, LVPECL (VIC)	1 V to $V_{CC} - 0.3 \overline{V}$
Operating case temperature range (T <sub>c</sub> )	-55°C to +125°C



OPERATING LIFE DERATING CHART

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. These are stress ratings only and functional operation of the device at these or any other conditions beyond those under recommended operating conditions are not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. See operating life derating chart above.
- <u>2</u>/ All supply voltages have to be supplied at the same time.
- <u>3/</u> 4/ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- Connected to GND with nine thermal vias (0.3 mm diameter).
- <u>5</u>/ Board mounted, per JESD51-5.
- Per MIL-STD-883 method 1012. <u>6</u>
- 7/ VIL and VIH are required to maintain ac specifications; the actual device function tolerates a smaller input level of 1 V, if an ac-coupling to V<sub>CC</sub>/2 is provided.
- <u>8/</u> Includes all status pins.
- 9/ VINPP minimum and maximum are required to maintain ac specifications; the actual device function tolerates a minimum V<sub>INPP</sub> of 150 mV.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 3

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -	Test Method Standard Microcircuits.
---------------	-------------------------------------

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of documents are the issues of the documents cited in the solicitation.

## ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JESD51-5 - Extension of Thermal Test Board Standards for Packages with Direct Thermal Attachment Mechanisms

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http://www.jedec.org.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.

3.2.4 Timing waveforms and load circuit. The timing waveforms and load circuit shall be as specified on figures 4 - 14.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 4

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 5

		TABLE I. Electrical performance	characteristic	<u>s</u> .			
Test	Symbol	$\begin{tabular}{ c c c c } \hline Conditions & \underline{1}/ & \\ -55^\circ C \leq T_C \leq +125^\circ C & & \\ \end{tabular} Group \ A & \\ subgroups \ subgroups \ and \ begin{tabular}{ c c c c c c } \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \end{tabular} & & \\ \hline Conditions & \underline{1}/ & \\ \hline Conditions & & \\ \hline Conditi$		Device type	Lin	nits	Unit
					Min	Max	
Overall Device Character	istics						
Supply current (I <sub>CC</sub> over frequency) <u>2</u> /	I <sub>CC_LVPECL</sub>	$f_{VCXO} = 200 \text{ MHz},$ $f_{REF_IN} = 25 \text{ MHz},$ PFD = 195.3125  kHZ, $I_{CP} = 2 \text{ mA},$ All outputs are LVPECL and Div-by-8. For load, see figure 5.	1, 2, 3	All		260	mA
	I <sub>CC_LVCMOS</sub>	$f_{VCXO} = 200 \text{ MHz},$ $f_{REF_IN} = 25 \text{ MHz},$ PFD = 195.3125  kHZ, $I_{CP} = 2 \text{ mA},$ All outputs are LVCMOS and Div-by-8. Load = 10 pF.	1, 2, 3	All		160	mA
Power-down current	ICCPD		1, 2, 3	All		300	μΑ
High-impedance state	l <sub>oz</sub>	$V_{O} = 0 \text{ V or } V_{CC} - 0.8 \text{ V}$	1, 2, 3	All		±40	μA
output current for Yx outputs		$V_{O} = 0 V \text{ or } V_{CC}$				±100	
Voltage on I_REF_CP (external current path for accurate charge pump current)	VI_REF_CP	12 k $\Omega$ to GND at pin 49.	1, 2, 3	All	1.114	1.326	V
Output reference voltage	V <sub>BB</sub>	$\label{eq:Vcc} \begin{array}{l} V_{CC} = 3 \ V \ \text{to} \ 3.6 \ V; \\ I_{BB} = -0.2 \ \text{mA} \end{array}$	1, 2, 3	All	V <sub>CC</sub> – 1.446	V <sub>CC</sub> – 1.090	V
Output capacitance for Yx	Co	$V_{CC}$ = 3.3 V, $V_{O}$ = 0 V or $V_{CC}$	4	All	3 T 3	YP <u>}/</u>	pF
Input capacitance at PRI_REF and SEC_REF	Cı	$V_1 = 0 V \text{ or } V_{CC}$	4	All	3.6 <u>3</u>	TYP <u>}/</u>	pF
Input capacitance at CTRL_LE, CTRL_CLOCK, and CTRL_DATA		$V_1 = 0 V \text{ or } V_{CC}$			3 T <u>3</u>	YP 3/	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 6

	TABL	E I. Electrical performan	ice chara	cteristics	- Co	ntinued.							
Test	Symbol	$\begin{array}{l} Conditions  \underline{1}\\ -55^\circ C \leq T_C \leq +12\\ \text{unless otherwise sp} \end{array}$	/ 5°C ecified	Group subgro	o A oups	Device type	Lin	nits	Unit				
							Min	Max					
LVCMOS Device Charact	teristics								1				
Output frequency <u>4/5/6/</u>	f <sub>clk</sub>	Load = 5 pF to GND, 1 k $\Omega$ to V <sub>CC</sub> , 1 k $\Omega$ to 0	GND	9, 10,	11	All	240 <u>3</u>	TYP <u>3/</u>	MHz				
LVCMOS input clamp voltage	V <sub>IK</sub>	$V_{CC} = 3 V, I_{I} = -18 mA$	A	1, 2,	3	All		-1.2	V				
LVCMOS input current for CTRL_LE, CTRL_CLOCK and CTRL_DATA	l,	$V_{I} = 0 \text{ V or } V_{CC}, V_{CC} = 3.6 \text{ V}$		1, 2,	3	All		±5	μΑ				
LVC <u>MOS input current</u> for PD, RESET, HOLD REF_SEL, PRI_REF, and SEC_REF <u>7</u> /	Ін	$V_{I} = V_{CC}, V_{CC} = 3.6 V$		1, 2,	3	All		5	μΑ				
LVC <u>MOS input current</u> for PD, RESET, HOLD REF_SEL, PRI_REF, and SEC_REF <u>7</u> /	IIL	$V_1 = 0 V, V_{CC} = 3.6 V$		1, 2,	3	All	-15	-35	μΑ				
High-level output voltage for LVCMOS outputs	V <sub>OH</sub>	$V_{CC} = 3 V \text{ to } 3.6 V,$		1, 2, 3		All	V <sub>CC</sub> – 0.1		V				
		$V_{CC} = 3 V I_{CH} = -6 m_{e}$	Δ		-	7		1			2.4		
		$V_{CC} = 3 V$ log = -12 n	nA				2						
Low-level output voltage	Vol	$V_{CC} = 3 V \text{ to } 3.6 V.$		1, 2,	3	All	L	0.1	V				
for LVCMOS outputs	, OL	$I_{OL} = 100 \ \mu A$		., _,	°	,							
		$V_{CC} = 3 V, I_{OL} = 6 mA$						0.5					
		$V_{CC} = 3 \text{ V}, I_{OL} = 12 \text{ m}$	A					0.8					
High-level output current	I <sub>ОН</sub>	$V_{CC} = 3.3 \text{ V}, V_{O} = 1.6$	5 V	1, 2,	3	All	-50	-20	mA				
Low-level output current	I <sub>OL</sub>	V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 1.6	5 V	1, 2,	3	All	20	50	mA				
Phase offset (REF_IN to Y output) 8/	t <sub>pho</sub>	VREF_IN = V <sub>CC</sub> /2, Y See figure 8, Load =	= V <sub>CC</sub> /2 10 pF	9, 10,	11	All	2.7	ТҮР 3/	ns				
LVCMOS pulse skew 9/	t <sub>sk(p)</sub>	Crosspoint to V <sub>CC</sub> /2 lo See figure 10.	bad.	9, 10,	11	All	160	 TYP 3/	ps				
Propagation delay from VCXO_IN to Yx <u>9</u> /	t <sub>pd(LH)</sub> , t <sub>pd(HL)</sub>	Crosspoint to $V_{CC}/2$ , Load = 10 pF, See fig (PLL bypass mode).	gure 10	9, 10,	11	All	2.8 <u>3</u>	TYP <u>3</u> /	ns				
LVCMOS single-ended output skew <u>9</u> / <u>10</u> /	t <sub>sk(o)</sub>	All outputs have the s divider ratio.	same	9, 10,	11	All	80	TYP 3/	ps				
		Outputs have differen divider ratios.	nt				80	TYP <u>3</u> /					
Duty cycle, LVCMOS		$V_{CC}/2$ to $V_{CC}/2$		9, 10,	11	All	49%	51%					
Output rise/fall slew rate	t <sub>slew-rate</sub>	20% to 80% of swing For load, see figure 1	0.	9, 10,	11	All	3.5	TYP 3/	V/ns				
See footnotes at end of tal	ole.												
ST/ MICROCIR	ANDARD CUIT DRA	WING	SI	ZE <b>A</b>				596	2-0723(				
DEFENSE SUPPL COLUMBUS	Y CENTER ( OHIO 4321	COLUMBUS 8-3990			REVI	SION LEVE	EL	SHEET	7				

7

Test	$\begin{tabular}{ c c c c c } \hline Conditions & \underline{1}/ & & \\ \hline Test & Symbol & -55^\circ C \leq T_C \leq +125^\circ C & & Group \ A & \\ & unless \ otherwise \ specified & & subgroups \end{tabular}$		Group A subgroups	Device type	Lin	nits	Unit
					Min	Max	
LVPECL Device Characte	eristics		1	1			
Output frequency <u>5/11</u> /	f <sub>clk</sub>	For load, see figure 5.	9, 10, 11	All	2000 <u>3</u>	TYP <u>8/</u>	MHz
LVPECL input current	lı.	$V_1 = 0 V \text{ or } V_{CC}$	1, 2, 3	All		±20	μA
LVPECL high-level output voltage	V <sub>OH</sub>	For load, see figure 5.	1, 2, 3	All	V <sub>CC</sub> – 1.18	V <sub>CC</sub> – 0.81	V
LVPECL low-level output voltage	V <sub>OL</sub>	For load, see figure 5.	1, 2, 3	All	V <sub>CC</sub> – 2	V <sub>CC</sub> – 1.55	V
Differential output voltage	V <sub>od</sub>	See figure 12. For load, see figure 5.	1, 2, 3	All	500		mV
Phase offset (REF_IN to Y output) <u>10</u> /	t <sub>pho</sub>	VREF_IN = $V_{CC}/2$ to cross point of Y. See figure 8.	9, 10, 11	All	250 <u>3</u>	TYP //	ps
Propagation delay time, VXCO_IN to Yx <u>9</u> /	t <sub>pd(LH)</sub> , t <sub>pd(HL)</sub>	Cross point-to-cross point. For load, see figure 5.	9, 10, 11	All	615 <u>3</u>	TYP //	ps
LVPECL pulse skew <u>9</u> /	t <sub>sk(p)</sub>	Cross point-to-cross point. For load, see figure 5.	9, 10, 11	All	15 ] <u>3</u>	ГҮР <u>/</u>	ps
LVPECL output skew 10/	t <sub>sk(o)</sub>	All outputs have the same divider ratio. For load, see figure 5.	9, 10, 11	All	20 <sup>-</sup> <u>3</u>	ГҮР <u>8/</u>	ps
		Outputs have different divider ratios. For load, see figure 5.			50 ] <u>3</u>	ГҮР <u>8</u> /	
Rise and fall time	t <sub>r</sub> / t <sub>f</sub>	20% to 80% of V <sub>OUTPP</sub> See figure 12.	9, 10, 11	All	170 <u>3</u>	TYP %/	ps
Input capaci <u>tance at</u> VXCO_IN, VXCO_IN	Cı		4	All	2.5	TYP /	pF
LVCMOS-to-LVPECL Dev	vice Characte	eristics					
Output skew between LVCMOS and LVPECL outputs <u>9/ 12</u> /	t <sub>sk(P_C)</sub>	Cross point to V <sub>CC</sub> /2. For load, see figure 5 and figure 10.	9, 10, 11	All		3.2	ns

TABLE I. Electrical performance characteristics - Continued.

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 8

	TABLE	I. Electrical performan	ice charad	cteristics	- Cor	ntinued.			
Test	Symbol	$\begin{array}{c} \mbox{Conditions}  \underline{1} \\ -55^{\circ} C \leq T_C \leq +12 \\ \mbox{unless otherwise sp} \end{array}$	s <u>1/</u> +125°C Group A Device se specified subgroups type		Device type	Lin	nits	Unit	
	<b>.</b>						Min	Max	
PLL Analog Lock Device	Characterist	tics							
High-level output current	I <sub>OH</sub>	$V_{CC} = 3.6 \text{ V}, \text{ V}_{O} = 1.8$	V	1, 2,	3	All	-150	-80	μA
Low-level output current	I <sub>OL</sub>	$V_{CC} = 3.6 \text{ V}, V_{O} = 1.8$	V	1, 2,	3	All	80	150	μA
High-impedance state output current for PLL LOCK output <u>13</u> /	I <sub>ОZH LOCK</sub>	$V_0 = 3.6 \text{ V} (\overline{\text{PD}} \text{ is set})$	low)	1, 2,	3	All		65	μΑ
High-impedance state output current for PLL LOCK output <u>13</u> /	I <sub>OZL LOCK</sub>	$V_0 = 0 V (\overline{PD} \text{ is set lo})$	ow)	1, 2,	3	All		±5	μΑ
Positive input threshold voltage	V <sub>IT+</sub>	$V_{CC}$ = 3 V to 3.6 V		1, 2,	3	All	(V <sub>CC</sub> × TYP	( 0.55) <u>3</u> /	V
Negative input threshold voltage	V <sub>IT-</sub>	$V_{CC}$ = 3 V to 3.6 V		1, 2,	3	All	(V <sub>CC</sub> x 0.35) TYP 3/		V
Phase Detector Device C	haracteristic	S							
Maximum charge pump frequency	f <sub>CPmax</sub>	Default PFD pulse wi	dth	9, 10,	11	All	100 <u>3</u>	TYP <u>3</u> /	MHz
Charge Pump Device Cha	aracteristics								
Charge pump sink/source current range <u>14</u> /	I <sub>CP</sub>	$V_{CP} = 0.5 V_{CC_CP}$		1, 2,	3	All	±0.2	±3.9	mA
Charge pump three-state current	I <sub>CP3St</sub>	$0.5 \text{ V} < \text{V}_{\text{CP}} < \text{V}_{\text{CC}\_\text{CP}}$	– 0.5 V	1	2	All	-10 -50	10	nA
ICP absolute accuracy	I <sub>CPA</sub>	V <sub>CP</sub> = 0.5 V <sub>CC_CP</sub> , internal reference re SPI default settings	esistor,	1, 2,	3	All	-20%	20%	
		V <sub>CP</sub> = 0.5 V <sub>CC_CP</sub> , external reference re 12 kΩ (1%) at I_REI SPI default settings	esistor F_CP,				5% <u>3</u>	ТҮР <u>3</u> /	
Sink/source current matching	I <sub>CPM</sub>	0.5 V < V <sub>CP</sub> < V <sub>CC_CP</sub> · SPI default settings	– 0.5 V,	1, 2,	3	All	-7%	7%	
ICP vs VCP matching	I <sub>VCPM</sub>	$0.5 \text{ V} < \text{V}_{\text{CP}} < \text{V}_{\text{CC}\_\text{CP}}$	– 0.5 V	1, 2,	3	All	-10%	10%	
PRI_REF/SEC_REF_IN Ti	ming Requir	ements						•	<u> </u>
LVCMOS primary or secondary reference clock frequency <u>15/</u> <u>16/</u>	f <sub>REF_IN</sub>			9, 10,	11	All	0	200	MHz
Rise and fall time of PRI_REF or SEC_REF signals from 20% to 80% of V <sub>CC</sub>	t <sub>r</sub> / t <sub>f</sub>			9, 10,	11	All		4	ns
Duty cycle of PRI_REF or SEC_REF at V <sub>cc</sub> /2	dutyREF			9, 10,	11	All	40%	60%	
See footnotes at end of tab	le.								
STA		WING	SIZ	ZE				5962	2-07230
DEFENSE SUPPL COLUMBUS,	Y CENTER C OHIO 43218	COLUMBUS 3-3990			REVIS	SION LEVE	EL	SHEET	9

TABLE I. Electrical performance characteristics - Continued.

	TABLE	I. Electrical performance chara	acteristics	- Co	ntinued.			
Test	Symbol	$\begin{array}{ll} Conditions & \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ unless \ otherwise \ specified \end{array}$	Group subgro	o A oups	Device type	Lin	nits	Unit
	 					Min	Max	
VCXO_IN, VCXO_IN TIMI	ng Requirem	ents						
VCXO clock frequency <u>17</u> /	t <sub>vcxo_in</sub>		9, 10,	11	All	2000 <u>3</u>	ТҮР //	MHz
Rise and fall time 20% to 80% of V <sub>INPP</sub> at 80 MHz to 800 MHz <u>18</u> /	t <sub>r</sub> / t <sub>f</sub>		9, 10,	11	All		3	ns
Duty cycle of VCXO clock	dutyVCXO		9, 10,	11	All	40%	60%	
SPI/Control Timing Requ	irements							
CTRL_CLK frequency	f <sub>ctrl_clk</sub>	See figure 14.	9, 10,	11	All		20	MHz
CTRL_DATA to CTRL_CLK setup time	t <sub>su1</sub>		9, 10,	11	All	10		ns
CTRL_DATA to CTRL_CLK hold time	t <sub>h2</sub>		9, 10,	11	All	10		ns
CTRL_CLK high duration	t <sub>3</sub>		9, 10,	11	All	25		ns
CTRL_CLK low duration	t4		9, 10,	11	All	25		ns
CTRL_LE to CTRL_CLK setup time	t <sub>su5</sub>		9, 10,	11	All	10		ns
CTRL_CLK to CTRL_LE setup time	t <sub>su6</sub>		9, 10,	11	All	10		ns
CTRL_LE pulse width	t <sub>7</sub>		9, 10,	11	All	20		ns
Rise and fall time of CTRL_DATA, CTRL_CLK, and CTRL_LE signals from 20% to 80% of V <sub>CC</sub>	t <sub>r</sub> / t <sub>f</sub>		9, 10,	11	All		4	ns
PD, RESET, HOLD, REF_	SEL Timing I	Requirements						
Rise and fall time of the PD, RESET, HOLD, and REF_SEL signals from 20% to 80% of V <sub>CC</sub>	t <sub>r</sub> / t <sub>f</sub>		9, 10,	11	All		4	ns
See footnotes on next shee	et.							
STA MICROCIR	ANDARD CUIT DRAN	NING SI	IZE <b>A</b>				596	2-07230
DEFENSE SUPPL COLUMBUS,	Y CENTER C OHIO 43218	OLUMBUS 3-3990		REV	ISION LEVE	EL	SHEET	10

TABLE I. Electrical performance characteristics - Continued.

- <u>1</u>/ Tested over recommended operating free-air temperature range at recommended ranges of supply voltage and load.
- 2/ See figure 4-1 through figure 4-4.
- $\underline{3}$  All typical values are at V<sub>CC</sub> = 3.3 V, temperature (T<sub>C</sub>) = +25°C.
- $\underline{4}$  f<sub>clk</sub> can be up to 400 MHz in the typical operating mode (+25°C / 3.3 V V<sub>CC</sub>).
- 5/ Operating the LVCMOS or LVPECL output above the maximum frequency will not cause a malfunction to the device, but the output signal swing may no longer meet the output specification.
- 6/ See figure 6 and figure 7.
- <u>7</u>/ These inputs have an internal 150 k $\Omega$  pull-up resistor.
- 8/ This is valid only for the same frequency of REF\_IN clock and Y output clock. It can be adjusted by the SPI controller (reference delay M and VCXO delay N).
- 9/ See figure 9.
- <u>10</u>/ The  $t_{sk(o)}$  specification is only valid for equal loading of all outputs.
- <u>11</u>/ See figure 11.
- 12/ The phase of LVCMOS is lagging in reference to the phase of LVPECL.
- <u>13</u>/ Lock output has an 80 k $\Omega$  pull-down resistor.
- 14/ Defined by SPI settings.
- 15/ At Reference Clock less than 2 MHz, the device stays in normal operation mode but the frequency detection circuitry resets the STATUS\_REF signal to low. In this case, the status of the STATUS\_REF is no longer relevant.
- 16/ f<sub>REF\_IN</sub> can be up to 250 MHz in typical operating mode (+25°C / 3.3 V V<sub>CC</sub>).
- 17/ If the Feedback Clock (derived from VCXO input) is less than 2 MHz, the device stays in normal operation mode but the frequency detection circuitry resets the STATUS\_VCXO signal and PLL\_LOCK signal to low. Both status signals are no longer relevant. This affects the HOLD-over function as well, as the PLL\_LOCK signal is no longer valid.
- <u>18</u>/ use a square-wave for lower frequencies ( < 80 MHz).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 11

Case X - D/E -D1/E1 D2/E2 L + 0 0 с-A1 -0 0 3 UUU لألال UUU 14 52 F1 ]40 26 -ПП nnr 27 39 0 0 Α-Α5 🗕 A2 Α4 0 0 φ 11 A3 e -∎–b D3/E3-FIGURE 1. Case outline. **STANDARD** SIZE 5962-07230 Α **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 12

Case X

Dimensions	Inc	hes	Millim	neters
	Min	Max	Min	Max
A		0.105		2.68
A1		0.090		2.29
A2	0.002	0.014	0.05	0.36
A3	0.030	0.040	0.76	1.02
A4		0.020		0.51
A5		0.018		0.46
b	0.006	0.010	0.15	0.25
с	0.004	0.008	0.10	0.20
D/E	1.584	1.616	40.23	41.05
D1/E1	0.940	0.960	23.88	24.38
D2/E2	0.542	0.558	13.77	14.17
D3/E3	0.300	BSC	7.62	BSC
е	0.025	NOM	0.64 NOM	
F	0.030	NOM	0.76	NOM
F1	0.394	NOM	10.00	NOM
L	0.125	0.145	3.18	3.68

NOTES:

1. All linear dimensions are in inches (millimeters equivalents are for reference only).

2. This package is a ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier.

3. This package is hermetically sealed with a metal lid.

4. The leads are gold plated and can be solder dipped.

5. All leads are not shown for clarity purposes.

6. Lid and heatsink are connected to GND leads.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 13

Device type:		All	
Case outline:		Х	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	GND	27	PD
2	CTRL_DATA	28	Vcc
3	AV <sub>CC</sub>	29	Y1A
4	CTRL_CLK	30	Y1B
5	CTRL_LE	31	V <sub>cc</sub>
6	AV <sub>CC</sub>	32	V <sub>cc</sub>
7	GND	33	Y2A
8	CP_OUT	34	Y2B
9	AV <sub>CC</sub>	35	V <sub>cc</sub>
10	VCC_SP	36	V <sub>cc</sub>
11	GND	37	Y3A
12	REF_SEL	38	Y3B
13	GND	39	Vcc
14	PRI_REF	40	RESET or HOLD
15	SEC_REF	41	Vcc
16	AV <sub>CC</sub>	42	Y4A
17	AV <sub>CC</sub>	43	Y4B
18	V <sub>BB</sub>	44	V <sub>CC</sub>
19	Vcc	45	GND
20	VCXO_IN	46	V <sub>CC</sub>
21	VCXO_IN	47	V <sub>CC</sub>
22	V <sub>CC</sub>	48	V <sub>CC</sub>
23	V <sub>CC</sub>	49	STATUS_VCXO or I_REF_CP
24	Y0A	50	STATUS_REF or PRI_SEC_CLK
25	Y0B	51	GND
26	V <sub>CC</sub>	52	PLL_LOCK

FIGURE 2. Terminal connections.

## STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990









LVPECL Output Loading During device Test

FIGURE 5. Timing waveforms and load circuits.









LVCMOS OUTPUT LOADING DURING DEVICE TEST









TIMING DIAGRAM SPI CONTROL INTERFACE

FIGURE 14. Timing waveforms and load circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 23

#### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

#### 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection.
  - a. Tests shall be as specified in table IIA herein.
  - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 24

Test requirements	Subgroups	Subgi	roups
	(in accordance with	(in accord	ance with
	MIL-STD-883,	MIL-PRF-38	535, table III)
	method 5005, table I)		
	Device	Device	Device
	class M	class Q	class V
Interim electrical		1, 7, 9	1, 7, 9
parameters (see 4.2)			
Final electrical	1, 2, 3, 7, 8,	1, 2, 3, 7, 8,	1, 2, 3, 7, 8,
parameters (see 4.2)	9, 10, 11 <u>1</u> /	9, 10, 11 <u>1</u> /	9, 10, 11 <u>2</u> / <u>3</u> /
Group A test	1, 2, 3, 4, 7, 8,	1, 2, 3, 4, 7, 8,	1, 2, 3, 4, 7, 8,
requirements (see 4.4)	9, 10, 11	9, 10, 11	9, 10, 11
Group C end-point electrical	1, 2, 3, 7, 8,	1, 2, 3, 7, 8,	1, 2, 3, 7, 8,
parameters (see 4.4)	9, 10, 11	9, 10, 11	9, 10, 11 <u>3</u> /
Group D end-point electrical	1, 7, 9	1, 7, 9	1, 7, 9
parameters (see 4.4)			
Group E end-point electrical			
parameters (see 4.4)			

TABLE IIA. Electrical test requirements.

1/ PDA applies to subgroup 1.

 2/ PDA applies to subgroups 1 and 7.
3/ Delta limits as specified in table IIB Delta limits as specified in table IIB herein shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE IIB.	Burn-in and operating life test delta parameter	<u>ers (+25°C)</u> .
------------	---	----------------------

Parameter	Symbol	Delta Limits
Supply current (LVPECL)	I <sub>CC_LVPECL</sub>	±10 mA
Supply current (LVCMOS)	I <sub>CC_LVCMOS</sub>	±10 mA
Power-down current	I <sub>CCPD</sub>	±25 μΑ
LVCMOS input current	l <sub>iH</sub>	±500 nA
LVCMOS input current	IIL	±750 nA
High-level output voltage for LVCMOS outputs ( $V_{CC} = 3 \text{ V}$ , $I_{OH} = -6 \text{ mA}$ )	V <sub>OH</sub>	±25 mV
Low-level output voltage for LVCMOS outputs $(V_{CC} = 3 \text{ V}, I_{OL} = 6 \text{ mA})$	V <sub>OL</sub>	±25 mV
Differential output voltage (LVPECL)	V <sub>OD</sub>	±55 mV

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 25

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 26

## TABLE III. Pin descriptions.

Tern	ninal	I/O	Description
Name	Pin number		
Vcc	19, 22, 23, 36, 28, 31, 32, 35, 36, 39, 41, 44, 46, 47, 48	Power	3.3 V power supply. There is no internal connection between $V_{CC}$ and $AV_{CC}.$ It is recommended that $AV_{CC}$ use its own supply filter.
GND	Thermal pad, and pins: 1, 7, 11, 13, 45, 51	Ground	Ground.
AV <sub>CC</sub>	3, 6, 9, 16, 17	Analog Power	3.3 V analog power supply. There is no internal connection between $V_{CC}$ and $AV_{CC}$ . It is recommended that $AV_{CC}$ use its own supply filter.
V <sub>CC_CP</sub>	10	Power	This is the charge pump power supply pin used to have the same supply as the external VCO. It can be set from 2.3 V to 3.6 V.
CTRL_LE	5	I	LVCMOS input, control latch enable for serial programmable interface (SPI), with hysteresis.
CTRL_CLK	4		LVCMOS input, serial control clock input for SPI, with hysteresis.
CTRL_DATA	2	I	LVCMOS input, serial control data input for SPI, with hysteresis.
PD	27	Ι	LVCMOS input, asynchronous power down (PD) signal. This pin is active low and can be activated externally or by the corresponding bit in the SPI register (in case of logic high, the SPI setting is valid). Switches the device into power-down mode. Resets M-Divider and N-Divider, 3-states charge pump, STATUS_REF, or PRI_SEC_CLK pin, STATUS_VCXO or I_REF_CP pin, PLL_LOCK pin, V <sub>BB</sub> pin and all Yx outputs. Sets the SPI register to default value; has internal 150 k $\Omega$ pullup resistor.
RESET or HOLD	40	Ι	This LVCMOS input can be programmed (SPI) to act as HOLD or RESET. RESET is the default function. This pin is active low and can be activated ext <u>ernally</u> or via the corresponding bit in the SPI register. In case of RESET, the charge pump (CP) is switched to 3- state and all counters (N, M, and P) are reset to zero (the initial divider settings are maintained in SPI registers). The LVPECL outputs are static low and high <u>respectively</u> and the LVCMOS outputs are all low or high if inverted. RESET is not edge triggered and should have a pulse duration of at least 5 ns. <u>In case of HOLD</u> , the CP is switched in to 3-state mode only. After HOLD is released and with the next valid reference clock cycle the charge pump is switched back in to normal operation (CP stays in 3- state as long as no reference clock is valid). During HOLD, the P divider and all outputs Yx are at normal operation. This mode allows an external control of the frequency hold-over mode. The input has an internal 150 kΩ pullup resistor.
	21	1	
	20		
PRI_REF	14		LVCMOS input for the primary reference clock, with an internal 150 $k\Omega$ pullup resistor and input hysteresis.
SEC_REF	15	Ι	LVCMOS input for the secondary reference clock, with an internal 150 k $\Omega$ pullup resistor and input hysteresis.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 27

TABLE III.	Pin descriptions	-	Continued.
------------	------------------	---	------------

Terminal		I/O	Description
Name	Pin number		
REF_SEL	12	I	LVCMOS reference clock selection input. In the manual mode the REF_SEL signal selects one of two input clocks: REF_SEL [1]: PRI_REF is selected; REF_SEL [0]: SEC_REF is selected;
			The input has an internal 150 k $\Omega$ pullup resistor.
CP_OUT	8	0	Charge pump output.
V <sub>BB</sub>	18	0	<u>Bias voltage</u> output to be used to bias unused complementary input VXCO_IN for single ended signals. The output of $V_{BB}$ is $V_{CC} - 1.3$ V. The output current is limited to about 1.5 mA.
STATUS_REF or PRI_SEC_CLK	50	0	This output can be programmed (SPI) to provide either the STATUS_REF or PRI_SEC_CLK information. This pin is set high if one of the STATUS conditions is valid. STATUS_REF is the default setting.
			In case of STATUS_REF, the LVCMOS output provides the Status of the Reference Clock. If a reference clock with a frequency above 2 MHZ is provided to PRI_REF or SEC_REF, STATUS_REF will be set high.
			In case of PRI_SEC_CLK, the LVCMOS output indicated whether the primary clock (high) or the secondary clock (low) is selected.
STATUS_VCXO or I_REF_CP	49	0	This LVCMOS output can be programmed (SPI) to provide either the STATUS_VCXO information or serve as a current path for the charge pump (CP). STATUS_VCXO is the default setting.
			In case of STATUS_VCXO, the LVCMOS output provides the status of the VCXO input (frequencies above 2 MHz are interpreted as valid clock; active high).
			In case of I_REF_CP, it provides the current path for the external reference resistor (12 k $\Omega \pm 1\%$ ) to support an accurate charge pump current, optional. Do not use a capacitor across this resistor to prevent noise coupling via this node. If the internal 12 k $\Omega$ is selected (default setting), this pin can be left open.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 28

Terminal		I/O	Description
Name	Pin number		
PLL_LOCK	52	I/O	LVCMOS output for PLL_LOCK information. This pin is set high if the PLL is in lock. This output can be programmed to be digital lock detect or analog lock detect.
			The PLL is locked (set high), if the rising edge of either PRI_REF or SEC_REF clock and VCXO_IN clock at the phase frequency detector (PFD) are inside the lock detect window for a predetermined number of successive clock cycles.
			The PLL is out-of-lock (set low), if the rising edge of either PRI_REF or SEC_REF clock and VCXO_IN clock at the PFD are outside the lock detect window or if a cycle-slip occurs.
			Both the lock detect window and the number of successive clock cycles are user definable (via SPI).
YOA:YOB	24, 25	0	The outputs are user definable and can be any combination of up to
Y1A:Y1B	29, 30		five LVPECL outputs or up to 10 LVCMOS outputs. The outputs are
Y2A:Y2B	33, 34		outputs are I VPECL.
Y3A:Y3B	37, 38		
Y4A:Y4B	42, 43		

# TABLE III. Pin descriptions - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-07230
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 29

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 09-10-01

Approved sources of supply for SMD 5962-07230 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-0723001VXC	01295	CDCM7005MHFG-V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

and address

Vendor name

01295

Texas Instruments, Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853

Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.