

LMG5200 80V、10A GaN 半桥功率级

1 特性

- 集成 15mΩ GaN FET 和驱动器
- 80V 连续电压，100V 脉冲电压，电压额定值
- 封装经过优化方便 PCB 布线，无需考虑底部填充、爬电距离和电气间隙要求
- 超低的公共源电感，确保了高转换率，在硬开关拓扑中不会造成过多的振铃
- 非常适合频率高达 10MHz 的隔离和非隔离应用
- 内部自举电源电压钳位可防止 GaN FET 过驱
- 电源轨欠压闭锁保护
- 优异的传播延迟（典型值为 29.5ns）和匹配（典型值为 2ns）
- 低功耗

2 应用

- 宽 V_{IN} 数兆赫兹同步降压转换器
- D 类音频放大器
- 适用于电信、工业和企业计算的 48V 负载点 (POL) 转换器
- 高功率密度单相和三相电机驱动

3 说明

LMG5200 器件是一款 80V、10A 驱动器兼 GaN 半桥功率级，借助增强模式氮化镓 (GaN) FET 提供了一套集成功率级解决方案。该器件包含两个 80V GaN FET，它们采用半桥配置并由一个高频 GaN FET 驱动器驱动。

GaN FET 在功率转换方面的优势显著，因为其反向恢复电荷几乎为零，输入电容 C_{ISS} 也非常小。所有器件均安装在一个完全无键合线的封装平台上，尽可能减少了封装寄生元件数。LMG5200 器件采用 6mm x 8mm x 2mm 无引线封装，可轻松安装在 PCB 上。


该器件的输入与 TTL 逻辑兼容，并且无论 VCC 电压如何，最高都能够承受 12V 的输入电压。专有的自举电压钳位技术确保了增强模式 GaN FET 的栅极电压处于安全的工作范围内。

该器件配有用户友好型接口且更为出色，进一步提升了分立式 GaN FET 的优势。对于具有高频、高效操作及小尺寸要求的应用而言，该器件堪称理想的解决方案。与 TPS53632G 控制器搭配使用时，LMG5200 能够直接将 48V 电压转换为负载点电压 (0.5-1.5V)。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
LMG5200	QFN (9)	8.00mm x 6.00mm x 2.00mm

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。已更正中的印刷错误



目录

1	特性	1	8.4	Device Functional Modes	11
2	应用	1	9	Application and Implementation	12
3	说明	1	9.1	Application Information	12
4	修订历史记录	2	9.2	Typical Application	12
5	Pin Configuration and Functions	3	10	Power Supply Recommendations	15
6	Specifications	4	11	Layout	16
6.1	Absolute Maximum Ratings	4	11.1	Layout Guidelines	16
6.2	ESD Ratings	4	11.2	Layout Examples	16
6.3	Recommended Operating Conditions	4	12	器件和文档支持	20
6.4	Thermal Information	5	12.1	器件支持	20
6.5	Electrical Characteristics	5	12.2	文档支持	20
6.6	Typical Characteristics	7	12.3	接收文档更新通知	20
7	Parameter Measurement Information	8	12.4	社区资源	20
7.1	Propagation Delay and Mismatch Measurement	8	12.5	商标	20
8	Detailed Description	9	12.6	静电放电警告	20
8.1	Overview	9	12.7	Glossary	20
8.2	Functional Block Diagram	10	13	机械、封装和可订购信息	20
8.3	Feature Description	10	13.1	封装信息	20


4 修订历史记录

Changes from Revision B (January 2016) to Revision C	Page
• 已更改 “GaN 技术预览”至“量产数据”	1
• 已添加 Device Functional Modes Section	11
• 已添加 Typical Application Section	12
• Updated Power Supply Recommendations Section	15
• 已添加 链接至“开发支持”部分	20

Changes from Revision A (March 2015) to Revision B	Page
• 已更改 part number typographical error in 图 14	16

Changes from Original (March 2015) to Revision A	Page
• 简化框图	1
• Corrected typographical error in 图 5	8
• Corrected typographical error in 图 10	10
• Corrected typographical error in 图 11	12

5 Pin Configuration and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.		
AGND	7	G	Analog ground. Ground of driver device.
HB	2	P	High-side gate driver bootstrap rail.
HI	4	I	High-side gate driver control input
HS	3	P	High-side GaN FET source connection
LI	5	I	Low-side driver control input
PGND	9	G	Power ground. Low-side GaN FET source. Electrically shorted to AGND pin.
SW	8	P	Switching node. Electrically shorted to HS pin. Ensure low capacitance at this node on PCB.
VCC	6	P	5-V positive gate drive supply
VIN	1	P	Input voltage pin. Electrically connected to high-side GaN FET drain.

(1) I = Input, O = Output, G = Ground, P = Power

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER	MIN	MAX	UNIT
VIN to PGND	0	80	V
VIN to PGND (pulsed, 100-ms max duration) ⁽²⁾		100	V
HB to AGND	-0.3	86	V
HS to AGND	-5	80	V
HI to AGND	-0.3	12	V
LI to AGND	-0.3	12	V
VCC to AGND	-0.3	6	V
HB to HS	-0.3	6	V
HB to VCC	0	80	V
SW to PGND	-5	80	V
IOUT from SW pin		10	A
Junction Temperature, T _J	-40	125	°C
Storage Temperature, T _{stg}	-40	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Device can withstand 1000 pulses up to 100V of 100ms duration and less than 1% duty cycle over its lifetime.

6.2 ESD Ratings

		VALUE	UNIT	
V _(ESD)	Electrostatic Discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VCC	4.75	5	5.25	V
LI or HI Input	0		12	V
VIN	0		80	V
HS, SW	-5		80	V
HB	V _{HS} + 4		V _{HS} + 5.25	V
HS, SW Slew rate ⁽¹⁾			50	V/ns
Junction Temperature, T _J	-40		125	°C

- (1) This parameter is guaranteed by design. Not tested in production.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾ ⁽²⁾		LMG5200	UNIT
		QFN	
		9 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	40	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	12	
R _{θJB}	Junction-to-board thermal resistance	12	
ψ _{JT}	Junction-to-top characterization parameter	2.8	
ψ _{JB}	Junction-to-board characterization parameter	23	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	12	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENTS						
I _{CC}	VCC Quiescent Current	LI = HI = 0V, VCC = 5V, HB-HS = 4.6V		0.08	0.125	mA
I _{CCO}	Total VCC Operating Current	f = 500 kHz		3.0	5.0	mA
I _{HB}	HB Quiescent Current	LI = HI = 0V, VCC = 5V, HB-HS = 4.6V		0.09	0.150	mA
I _{HBO}	HB Operating Current	f = 500 kHz, 50% Duty cycle, V _{DD} = 5V		1.5	2.5	mA
INPUT PINS						
V _{IH}	High-Level Input Voltage Threshold	Rising Edge	1.87	2.06	2.22	V
V _{IL}	Low-Level Input Voltage Threshold	Falling Edge	1.48	1.66	1.76	V
V _{HYS}	Hysteresis between rising and falling threshold			400		mV
R _I	Input pull down resistance		100	200	300	kΩ
UNDER VOLTAGE PROTECTION						
V _{CCR}	VCC Rising edge threshold	Rising	3.2	3.8	4.5	V
V _{CC(hyst)}	VCC UVLO threshold hysteresis			200		mV
V _{HBR}	HB Rising edge threshold	Rising	2.5	3.2	3.9	V
V _{HB(hyst)}	HB UVLO threshold hysteresis			200		mV
BOOTSTRAP DIODE						
V _{DL}	Low-Current forward voltage	I _{VDD-HB} = 100μA		0.45	0.65	V
V _{DH}	High current forward voltage	I _{VDD-HB} = 100mA		0.9	1.0	V
R _D	Dynamic Resistance	I _{VDD-HB} = 100mA		1.85	2.8	Ω
	HB-HS Clamp	Regulation Voltage	4.65	5	5.2	V
t _{BS}	Bootstrap diode reverse recovery time	I _F = 100 mA, I _R = 100 mA		40		ns
Q _{RR}	Bootstrap diode reverse recovery charge	V _{IN} = 50 V		2		nC
POWER STAGE						
R _{DS(ON)HS}	High-side GaN FET on-resistance	LI=0V, HI=VCC=5V, HB-HS=5V, VIN-SW=10A, T _J = 25°C		15	20	mΩ
R _{DS(ON)LS}	Low-side GaN FET on-resistance	LI=VCC=5V, HI=0V, HB-HS=5V, SW-PGND=10A, T _J = 25°C		15	20	mΩ
V _{SD}	GaN 3rd quadrant conduction drop	I _{SD} = 500 mA, V _{IN} floating, V _{VCC} = 5 V, HI = LI = 0V		2		V

(1) Parameters that show only a typical value are guaranteed by design and may not be tested in production

Electrical Characteristics (continued)

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{L-VIN-SW}$	Leakage from VIN to SW when the high-side GaN FET and low-side GaN FET are off	VIN = 80V, HI = LI = 0V, V _{VCC} = 5V, T _J =25°C		25	150	μA
$I_{L-SW-GND}$	Leakage from SW to GND when the high-side GaN FET and low-side GaN FET are off	SW = 80V, HI = LI = 0V, V _{VCC} = 5V, T _J =25°C		25	150	μA
C _{OSS}	Output Capacitance of high-side GaN FET and low-side GaN FET	V _{DS} =40V, V _{GS} = 0V (HI = LI = 0V)		266		pF
Q _G	Total Gate Charge	V _{DS} =40V, I _D = 10A, V _{GS} = 5V		3.8		nC
Q _{OSS}	Output Charge	V _{DS} =40V, I _D = 10A		21		nC
Q _{RR}	Source to Drain Reverse Recovery Charge	Not including internal driver bootstrap diode		0		nC
t _{HIPLH}	Propagation delay: HI Rising ⁽²⁾	LI=0V, VCC=5V, HB-HS=5V, VIN=30V		29.5	50	ns
t _{HIPHL}	Propagation delay: HI Falling ⁽²⁾	LI=0V, VCC=5V, HB-HS=5V, VIN=30V		29.5	50	ns
t _{LPLH}	Propagation delay: LI Rising ⁽²⁾	HI=0V, VCC=5V, HB-HS=5V, VIN=30V		29.5	50	ns
t _{LPHL}	Propagation delay: LI Falling ⁽²⁾	HI=0V, VCC=5V, HB-HS=5V, VIN=30V		29.5	50	ns
t _{MON}	Delay Matching: LI high & HI low ⁽²⁾			2	8.0	ns
t _{MOFF}	Delay Matching: LI low & HI high ⁽²⁾			2	8.0	ns
t _{PW}	Minimum Input Pulse Width that Changes the Output			10		ns

 (2) See *Propagation Delay and Mismatch Measurement* section

6.6 Typical Characteristics

All the curves are based on measurements made on a PCB design with dimensions of 3.2 inches (W) × 2.7 inches (L) × 0.062 inch (T) and 4 layers of 2 oz copper.

The safe operating area (SOA) curves displays the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. A buck converter is used for measuring the SOA. 图 2 outlines the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area for different airflow conditions.




图 1. V_{DD} Supply Current vs Switching Frequency




图 2. Safe Operating Area




图 3. Source-to-Drain Current vs Source-to-Drain Voltage




图 4. GaN FET On-Resistance vs Junction Temperature

7 Parameter Measurement Information

7.1 Propagation Delay and Mismatch Measurement

图 5 shows the typical test setup used to measure the propagation mismatch. As the gate drives are not accessible, pull-up and pull-down resistors in this test circuit are used to indicate when the low-side GaN FET turns ON and the high-side GaN FET turns OFF and vice versa to measure the t_{MON} and t_{MOFF} parameters. Resistance values used in this circuit for the pull-up and pull-down resistors are in the order of 1 k Ω , the current sources used are 2 A.

图 6 through 图 8 show propagation delay measurement waveforms. For turn-on propagation delay measurements, the current sources are not used. For turn-off time measurements, the current sources are set to 2 A and a voltage clamp limit is also set, referred to as $V_{IN(CLAMP)}$. When measuring the high-side component turn-off delay, the current source across the low-side FET is off, HI transitions from high-to-low and output voltage transitions from V_{IN} to $V_{IN(CLAMP)}$. Similarly for low-side component turn-off propagation delay measurements, the high-side component current source is turned off and the low-side component current source is turned on, LI transitions from high to low and the output transitions from GND potential to $V_{IN(CLAMP)}$. The time between the transition of LI and the output change is the propagation delay time.





图 5. Propagation Delay and Propagation Mismatch Measurement

Propagation Delay and Mismatch Measurement (接下页)


8 Detailed Description

8.1 Overview

图 10 shows the LMG5200, half-bridge, GaN power stage with a highly integrated high-side and low-side gate drivers which includes built in UVLO protection circuitry and a over voltage clamp circuitry. The clamp circuitry limits the bootstrap refresh operation to ensure that the high-side gate driver overdrive does not exceed 5.4 V. The device integrates two, 15-mΩ GaN FETs in a half-bridge configuration. The device can be used in many isolated and non-isolated topologies allowing very simple integration. The package is designed to minimize the loop inductance while keeping the PCB design simple. The drive strengths for turn-on and turn-off are optimized to ensure high voltage slew rates without causing any excessive ringing on the gate or power loop.

8.2 Functional Block Diagram

图 10 shows the functional block diagram of the LMG5200 device with integrated high-side and low-side GaN FETs.




图 10. Functional Block Diagram

8.3 Feature Description

The LMG5200 device brings ease of designing high power density boards without the need for underfill while maintaining creepage and clearance requirements. The propagation delays between the high-side gate driver and low-side gate driver are matched to allow very tight control of dead time. Controlling the dead time is critical in GaN-based applications to maintain high efficiency. HI and LI can be independently controlled to minimize the third quadrant conduction of the low-side FET for hard switched buck converters. A very small propagation mismatch between the HI and LI to the drivers for both the falling and rising thresholds ensures dead times of <10 ns. Co-packaging the GaN FET half-bridge with the driver ensures minimized common source inductance. This minimized inductance has a significant performance impact on hard-switched topologies.

The built in bootstrap circuit with clamp prevents the high-side gate drive from exceeding the GaN FETs maximum gate-to-source voltage (V_{gs}) without any additional external circuitry. The built-in driver has an undervoltage lockout (UVLO) on the VDD and bootstrap (HB-HS) rails. When the voltage is below the UVLO threshold voltage, the device ignores both the HI and LI signals to prevent the GaN FETs from being partially turned on. Below UVLO, if there is sufficient voltage ($V_{VCC} > 2.5$ V), the driver actively pulls the high-side and low-side gate driver output low. The UVLO threshold hysteresis of 200 mV prevents chattering and unwanted turn-on due to voltage spikes. Use an external VCC bypass capacitor with a value of 0.1 μ F or higher. A size of 0402 is recommended to minimize trace length to the pin. Place the bypass and bootstrap capacitors as close to the device as possible to minimize parasitic inductance.

8.3.1 Control Inputs

The inputs are independently controlled with TTL input thresholds, and can withstand voltages up to 12V regardless of the VDD voltage, which means it could be directly connected to the outputs of analog PWM controllers with up to 12V power supply, saving a buffer stage between output of higher-voltage powered controller and the input of the LMG5200.

In order to allow flexibility to optimize deadtime according to design needs, the LMG5200 does not implement an overlap protection functionality. If both HI and LI are asserted, both the high-side and low-side GaN FETs will be turned on. Careful consideration must be applied to the control inputs in order to avoid a shoot-through condition.

Feature Description (接下页)

8.3.2 Start-up and UVLO

The LMG5200 has an Under-voltage Lockout (UVLO) on both the V_{CC} and HB (bootstrap) supplies. When the V_{CC} voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored, to prevent the GaN FETs from being partially turned on. Also if there is insufficient V_{CC} voltage, the UVLO will actively pull the high- and low-side GaN FET gates low. When the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only the high-side GaN FET gate is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

表 1. V_{CC} UVLO Feature Logic Operation

CONDITION ($V_{HB-HS} > V_{HBR}$ for all cases below)	HI	LI	SW
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	H	L	Hi-Z
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	L	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	H	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	L	L	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	H	L	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	L	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	H	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	L	L	Hi-Z

表 2. V_{HB-HS} UVLO Feature Logic Operation

CONDITION ($V_{CC} > V_{CCR}$ for all cases below)	HI	LI	SW
$V_{HB-HS} < V_{HBR}$ during device start-up	H	L	Hi-Z
$V_{HB-HS} < V_{HBR}$ during device start-up	L	H	PGND
$V_{HB-HS} < V_{HBR}$ during device start-up	H	H	PGND
$V_{HB-HS} < V_{HBR}$ during device start-up	L	L	Hi-Z
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	H	L	Hi-Z
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	L	H	PGND
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	H	H	PGND
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	L	L	Hi-Z

8.3.3 Bootstrap Supply Voltage Clamping

The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5V (typical). This clamp prevents the gate voltage from exceeding the maximum gate-source voltage rating of the enhancement-mode GaN FETs.

8.3.4 Level Shift

The level shift circuit is the interface from the high-side input HI to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the high-side GaN FET gate driver output, which is referenced to the HS pin and provides excellent delay matching with the low-side driver.

8.4 Device Functional Modes

The LMG5200 operates in normal mode and UVLO mode. See the [Start-up and UVLO](#) section for information on UVLO operation mode. In the normal mode, the output state is dependent on the states of the HI and LI pins. [表 3](#) lists the output states for different input pin combinations. Note that when both HI and LI are asserted, both GaN FETs in the power stage will be turned on. Careful consideration must be applied to the control inputs in order to avoid this state, as it will result in a shoot-through condition, which can permanently damage the device.

Device Functional Modes (接下页)

表 3. Truth Table

HI	LI	High-Side GaN FET	Low-Side GaN FET	SW
L	L	OFF	OFF	Hi-Z
L	H	OFF	ON	PGND
H	L	ON	OFF	VIN
H	H	ON	ON	---

9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMG5200 GaN power stage is a versatile building block for various types of high-frequency switch-mode power applications. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the GaN FETs. The device design is highly optimized for synchronous buck converters and other half-bridge configurations.

9.2 Typical Application

图 11 shows a synchronous buck converter application with V_{CC} connected to a 5-V supply. It is critical to optimize the power loop (loop impedance from VIN capacitor to PGND). Having a high power loop inductance causes significant ringing in the SW node and also causes the associated power loss. Refer to the [Layout Guidelines](#) section for information on how to minimize this power loop.


图 11. Typical Connection Diagram For a Synchronous Buck Converter

9.2.1 Design Requirements

When designing a synchronous buck converter application that incorporates the LMG5200 power stage, some design considerations must be evaluated first to make the most appropriate selection. Among these considerations are the input voltages, passive components, operating frequency, and controller selection.表 4 shows some sample values for a typical application. See the [Power Supply Recommendations](#), [Layout](#), and [Power Dissipation](#) sections for other key design considerations for the LMG5200.

表 4. Design Parameters

PARAMETER	SAMPLE VALUE
Half-bridge Input Supply Voltage, V_{IN}	48 V
Output voltage, V_{OUT}	12 V
Output current	8 A
V_{HB-HS} bootstrap capacitor	0.1 μ F, X5R
Switching Frequency	1 MHz
Dead Time	8 ns
Inductor	4.7 μ H
Controller	TPS40400

9.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LMG5200 in a synchronous buck converter. For additional design help, please see [相关文档](#).

9.2.2.1 V_{CC} Bypass Capacitor

The V_{CC} bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with .

$$\bullet C_{VCC} = (Q_{gH} + Q_{gL} + Q_{rr}) / \Delta V \quad (1)$$

Q_{gH} and Q_{gL} are the gate charge of the high-side and low-side transistors, respectively. Q_{rr} is the reverse recovery charge of the bootstrap diode. ΔV is the maximum allowable voltage drop across the bypass capacitor. A 0.1 μ F or larger value, good quality, ceramic capacitor is recommended. The bypass capacitor should be placed as close to the V_{CC} and AGND pins of the IC as possible to minimize the parasitic inductance.

9.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side gate drive, dc bias power for HB undervoltage lockout circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated using [公式 2](#).

$$\bullet C_{BST} = (Q_{gH} + Q_{rr} + I_{HB} * t_{ON(max)}) / \Delta V \quad (2)$$

where

I_{HB} is the quiescent current of the high-side gate driver (150 μ A, max)

$t_{ON(max)}$ is the maximum on-time period of the high-side gate driver

Q_{rr} is the reverse recovery charge of the bootstrap diode

Q_{gH} is the gate charge of the high-side GaN FET

ΔV is the permissible ripple in the bootstrap capacitor (< 100 mV, typ) A 0.1 μ F, 16-V, 0402 ceramic capacitor is suitable for most applications. Place the bootstrap capacitor as close to the HB and HS pins as possible.

9.2.2.3 Power Dissipation

Ensure that the power loss in the driver and the GaN FETs is maintained below the maximum power dissipation limit of the package at the operating temperature. The smaller the power loss in the driver and the GaN FETs, the higher the maximum operating frequency that can be achieved in the application.. The total power dissipation of the LMG5200 device is the sum of the gate driver losses, the bootstrap diode power loss and the switching and conduction losses in the FETs.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated using [公式 3](#).

$$P = (2 \times Q_g) \times V_{DD} \times f_{SW}$$

where

- Q_g is the gate charge
- V_{DD} is the bias supply

- f_{SW} is the switching frequency (3)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the outputs. [图 1](#) shows the measured gate driver power dissipation versus frequency and load capacitance. Use this graph to approximate the power losses due to the gate drivers.

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Higher input voltages (V_{IN}) to the half bridge also result in higher reverse recovery losses.

The power losses due to the GaN FETs can be divided into conduction losses and switching losses. Conduction losses are resistive losses and can be calculated using [公式 4](#).

$$P_{COND} = \left(I_{RMS(HS)}^2 \times R_{DS(on)HS} \right) + \left(I_{RMS(LS)}^2 \times R_{DS(on)LS} \right)$$

where

- $R_{DS(on)HS}$ is the high-side GaN FET on-resistance
- $R_{DS(on)LS}$ is the low-side GaN FET on-resistance
- $I_{RMS(HS)}$ is the high-side GaN FET RMS current
- $I_{RMS(LS)}$ and low-side GaN FET RMS current (4)

The switching losses can be computed to a first order using [公式 5](#).

$$P_{SW} = V_{IN} \times I_{OUT} \times f_{SW} \times t_{TR}$$

where

- t_{TR} is the switch transition time from ON to OFF and from OFF to ON (5)

Note that the low-side FET does not suffer from this loss. The third quadrant loss in the low-side device is ignored in this first order loss calculation.

As described above, switching frequency has a direct effect on device power dissipation. Although the LMG5200's gate driver is capable of driving the GaN FETs at frequencies up to 10MHz, careful consideration must be applied to ensure that the running conditions for the device meet the recommended operating temperature specification. Specifically, hard-switched topologies will tend to generate more losses and self-heating than soft-switched applications.

The sum of the driver loss, the bootstrap diode loss and the switching and conduction losses in the GaN FETs is the total power loss of the device. Careful board layout with an adequate amount of thermal vias close to the power pads (VIN and PGND) allows optimum power dissipation from the package. A top-side mounted heat sink with airflow can also improve the package power dissipation.

9.2.3 Application Curves




图 12. SW Node Behavior Showing the Dead Time




图 13. Zoom-In Showing the Dead Time of 7.7 ns and the Overshoot of the SW Node

10 Power Supply Recommendations

The recommended bias supply voltage range for LMG5200 is from 4.75 V to 5.25 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the V_{CC} supply circuit. The upper end of this range is driven by the 6 V absolute maximum voltage rating of V_{CC} . Note that the gate voltage of the low-side GaN FET is not clamped internally. Hence, it is important to keep the V_{CC} bias supply within the recommended operating range to prevent exceeding the low-side GaN transistor gate breakdown voltage.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the V_{CC} voltage drops, the device continues to operate in normal mode as far as the voltage drop do not exceeds the hysteresis specification, $V_{CC(hyst)}$. If the voltage drop is more than hysteresis specification, the device will shut down. Therefore, while operating at or near the 4.5 V range, the voltage ripple on the auxiliary power supply output should be smaller than the hysteresis specification of LMG5200 to avoid triggering device-shutdown.

A local bypass capacitor should be placed between the VDD and VSS pins. This capacitor should be located as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100 nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220 nF to 10 μ F, for IC bias requirements.

11 Layout

11.1 Layout Guidelines

To maximize the efficiency benefits of fast switching, its extremely important to optimize the board layout such that the power loop impedance is minimum. When using a multilayer board (more than 2 layers), power loop parasitic impedance is minimized by having the return path to the input capacitor (between VIN and PGND) small and directly underneath the first layer as shown in 图 14 and 图 15. Loop inductance is reduced due to flux cancellation as the return current is directly underneath and flowing in the opposite direction. It is also critical that the VCC capacitors and the bootstrap capacitors are as close to the device as possible and in the first layer. Carefully consider the AGND connection of LMG5200 device. It should NOT be directly connected to PGND so that PGND noise does not directly shift AGND and cause spurious switching events due to noise injected in HI and LI signals.

11.2 Layout Examples

Placements shown in 图 14 and in the cross section of 图 15 show the suggested placement of the device with respect to sensitive passive components, such as VIN, bootstrap capacitors (HS and HB) and VSS capacitors. Use appropriate spacing in the layout to reduce creepage and maintain clearance requirements in accordance with the application pollution level. Inner layers if present can be more closely spaced due to negligible pollution.

The layout must be designed to minimize the capacitance at the SW node. Use as small an area of copper as possible to connect the device SW pin to the inductor, or transformer, or other output load. Furthermore, ensure that the ground plane or any other copper plane has a cutout so that there is no overlap with the SW node, as this would effectively form a capacitor on the printed circuit board. Additional capacitance on this node will reduce the advantages of the advanced packaging approach of the LMG5200 and may result in reduced performance. 图 16, 图 17, 图 18, and 图 19 show an example of how to design for minimal SW node capacitance on a four-layer board. In these figures, U1 is the LMG5200 device.




图 14. External Component Placement (Single Layer)

Layout Examples (接下页)




图 15. Four Layer Board Cross Section With Return Path Directly Underneath for Power Loop




图 16. Top Layer




图 17. Ground Plane

Layout Examples (接下页)




图 18. Middle Layer




图 19. Bottom Layer




图 20. External Component Placement (Double Layer PCB)

Layout Examples (接下页)




图 21. Two Layer Board Cross Section With Return Path

Two-layer boards are not recommended for use with LMG5200 device due to the larger power loop inductance. However, if design considerations allow only two board layers, place the input decoupling capacitors immediately behind the device on the back-side of the board to minimize loop inductance.

12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

《LMG5200 PSpice 瞬态模型》（文献编号：SNVM711）。

《LMG5200 TINA-TI 瞬态参考设计》（文献编号：SNOM478）。

《LMG5200 TINA-TI 瞬态 SPICE 模型》（文献编号：SNOM477）。

12.2 文档支持

12.2.1 相关文档

《LMG5200 GaN 功率级模块布局指南》（文献编号：SNVA729）

《使用 LMG5200: GaN 半桥功率模块评估模块》（文献编号：SNVU461）

12.3 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

13.1 封装信息

LMG5200 器件封装为 MSL3 封装（湿敏等级 3）。请参见应用报告《[AN-2029 操作和处理建议](#)》以了解针对 MSL3 封装的具体操作和处理建议。

[图 22](#)和[图 23](#)显示了器件的封装信息。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMG5200MOFR	ACTIVE	QFM	MOF	9	2000	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	LMG5200 513B	Samples
LMG5200MOFT	ACTIVE	QFM	MOF	9	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	LMG5200 513B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMG5200MOFR	QFM	MOF	9	2000	330.0	16.4	6.3	8.3	2.2	12.0	16.0	Q1
LMG5200MOFT	QFM	MOF	9	250	180.0	16.4	6.3	8.3	2.2	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMG5200MOFR	QFM	MOF	9	2000	336.6	336.6	28.6
LMG5200MOFT	QFM	MOF	9	250	213.0	191.0	55.0




PACKAGE OUTLINE

MOF0009A

QFM - 2 mm max height

QUAD FLAT MODULE



4221487/B 06/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


MOF0009A

QFM - 2 mm max height

QUAD FLAT MODULE




LAND PATTERN EXAMPLE
SCALE:12X



4221487/B 06/2015

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与美国 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司