Product Folder
Sample & Buy
Technical Documents
Tools & Software
Support & Community

ADS8350, ADS7850, ADS7250
ZHCSCC6C –MAY 2013–REVISED JUNE 2014

ADSxx50 双路，750kSPS，16，14 和 12 位，同步采样，模数转换器

1 特性

- 16，14 和 12 位引脚兼容系列
- 两个通道同时采样
- 伪差分模拟输入
- 快速数据吞吐量：750kSPS
- 出色的直流性能：
  - 线性：
    - ADS8350：
      16 位丢码率 (NMC) 差分非线性 (DNL)，±2.5 最低有效位 (LSB)，最大积分非线性 (INL)
    - ADS7850：
      14 位 NMC DNL，±1.5 LSB，最大 INL
    - ADS7250：
      12 位 NMC DNL，±1 LSB，最大 INL
- 出色的交流性能：
  - ADS8350：85dB 信噪比 (SNR)，-96dB 总谐波失真 (THD)
  - ADS7850: 81dB SNR，-90dB THD
  - ADS7250：73dB SNR，-88dB THD
- 简单串行接口
- 在 -40°C 至 + 125°C 的扩展工业用温度范围内完全额定运行
- 小型封装：超薄四方扁平无引线 (WQFN)-16 (3mm x 3mm)

2 应用范围

- 电机控制：
  使用 SinCos 编码器进行位置测量
- 光网络互连：
  掺铒光纤放大器 (EDFA) 增益控制环路
- 保护中继器
- 电源质量测量
- 三相电源控制
- 可编程逻辑控制器
- 工业自动化

3 说明

ADS8350，ADS7850 和 ADS7250 属于支持伪差分模拟输入的引脚兼容、双路、高速、同步采样模数转换器 (ADC) 系列。 所有器件支持一个由宽电源范围供电运行的简单串行接口，从而实现与多种主机控制器的轻松通信。

所有器件都在扩展工业用温度范围（-40°C 至 + 125°C）内完全额定运行，并且采用引脚兼容，WQFN-16 (3mm x 3mm) 封装。

器件信息[1]

产品型号	封装	封装尺寸（标称值）
ADS7250	WQFN (16)	3.00mm x 3.00mm
ADS7850		
ADS8350		

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

功能方框图

English Data Sheet: SBAS580

目录

4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2014) to Revision C   **Page**

Changes from Revision A (January 2014) to Revision B   **Page**

Changes from Original (May 2013) to Revision A   **Page**

5 Pin Configuration and Functions

**RTE Package
WQFN-16
(Top View)**

Pin Functions

PIN		I/O	DESCRIPTION
NAME	**NO.**		
AINM-A	16	Analog input	Negative analog input, ADC_A
AINM-B	5	Analog input	Negative analog input, ADC_B
AINP-A	15	Analog input	Positive analog input, ADC_A
AINP-B	6	Analog input	Positive analog input, ADC_B
AVDD	14	Supply	ADC supply voltage
$\overline{CS}$	9	Digital input	Chip-select signal; active low
DVDD	7	Supply	Digital I/O supply
GND	8, 13	Supply	Device ground
REFGND-A	2	Supply	Reference ground potential, ADC_A
REFGND-B	3	Supply	Reference ground potential, ADC_B
REFIN-A	1	Analog input	Reference voltage input, ADC_A
REFIN-B	4	Analog input	Reference voltage input, ADC_B
SCLK	10	Digital input	Serial communication clock
SDO-A	11	Digital output	Data output for serial communication, ADC_A
SDO-B	12	Digital output	Data output for serial communication, ADC_B
Thermal pad		Supply	Exposed thermal pad. TI recommends connecting thermal pad to the printed circuit board (PCB) ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
Supply voltage	AVDD to GND	−0.3	7	V
	DVDD to GND	−0.3	7	V
Analog input voltage	AINP_x to REFGND_x	REFGND_x − 0.3	AVDD + 0.3	V
	AINM_x to REFGND_x	REFGND_x − 0.3	AVDD + 0.3	V
	REFIN_x to REFGND_x	REFGND_x − 0.3	AVDD + 0.3	V
Digital input voltage	$\overline{CS}$, SCLK to GND	GND − 0.3	DVDD + 0.3	V
Ground voltage difference	| REFGND_x – GND |		0.3	V
Input current	Any pin except supply pins		±10	mA
Maximum virtual junction temperature, T_J			150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		−65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	−2000	2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]	−500	500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog power supply		5		V
DVDD	Digital power supply		3.3		V

6.4 Thermal Information

	THERMAL METRIC	ADS7250, ADS7850, ADS8350	UNIT
		RTE (WQFN)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.3	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	29.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	
ψ_{JT}	Junction-to-top characterization parameter	0.2	
ψ_{JB}	Junction-to-board characterization parameter	7.4	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	0.9	

6.5 Electrical Characteristics: All Devices

Minimum and maximum specifications are at T_A = −40°C to 125°C, AVDD = 5 V, V_{REFIN_A} = V_{REFIN_B} = V_{REF}, and t_{DATA} = 750 kSPS, unless otherwise noted. Typical values are at T_A = 25°C, AVDD = 5 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
FSR	Full-scale input range, (AINP_x – AINM_x)	AVDD ≥ 2 x V_{REF}[1], AINM_x = V_{REF}	−V_{REF}		V_{REF}	V
V_{INP}	Absolute input voltage, (AINP_x to REFGND)	AVDD ≥ 2 x V_{REF}[1], AINM_x = V_{REF}	0		2 × V_{REF}	V
V_{INM}	Absolute input voltage, (AINM_x to REFGND)		V_{REF} − 0.1	V_{REF}	V_{REF} + 0.1	V
C_{IN}	Input capacitance	In sample mode		40		pF
		In hold mode		4		pF
I_{IN}	Input leakage current			1.5		nA
SAMPLING DYNAMICS						
f_{DATA}	Data rate				750	kSPS
t_A	Aperture delay			8		ns
	t_A match	ADC_A to ADC_B		40		ps
	Aperture jitter			10		ps
f_{CLK}	Clock frequency				24	MHz
VOLTAGE REFERENCE INPUT						
V_{REF}	Reference input voltage		2.25	2.5	AVDD / 2[1]	V
I_{REF}	Reference input current			300		µA
	Reference leakage current				1	µA
C_{REF}	External ceramic reference capacitance			10		µF
DIGITAL INPUTS[2]						
V_{IH}	Input voltage, high		0.7 DVDD		DVDD + 0.3	V
V_{IL}	Input voltage, low		−0.3		0.3 DVDD	V
DIGITAL OUTPUTS[2]						
V_{OH}	Output voltage, high	I_{OH} = 500-µA source	0.8 DVDD		DVDD	V
V_{OL}	Output voltage, low	I_{OH} = 500-µA sink	0		0.2 DVDD	V
POWER SUPPLY						
AVDD	Analog supply voltage, AVDD to GND		4.5[1]	5.0	5.5	V
DVDD	Digital supply voltage, DVDD to GND		1.65		5.5	V
I_{A-DYNA}	Analog supply current, during conversion	AVDD = 5 V, throughput = max		8	9	mA
I_{A-STAT}	Analog supply current, no conversion	AVDD = 5 V, static		5	7	mA
I_{DVDD}	Digital supply current	DVDD = 3.3 V		0.25		mA
P_{D-DYNA}	Power dissipation	AVDD = 5 V, throughput = max		40	45	mW
P_{D-STAT}		AVDD = 5 V, static		25	35	mW

(1) The AVDD supply voltage defines the permissible voltage swing on the analog input pins. To use the maximum dynamic range of the analog input pins, V_{REFIN_x} and AVDD must be in the respective permissible range with AVDD ≥ 2 x V_{REFIN_x}.
(2) Specified by design; not production tested.

6.6 Electrical Characteristics: ADS7250

Minimum and maximum specifications are at T_A = −40°C to 125°C, AVDD = 5 V, V_{REFIN_A} = V_{REFIN_B} = V_{REF}, and t_{DATA} = 750 kSPS, unless otherwise noted. Typical values are at T_A = 25°C, AVDD = 5 V, and DVDD = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUTION						
	Resolution			12		Bits
DC ACCURACY						
INL	Integral nonlinearity		−1	±0.5	1	LSB
DNL	Differential nonlinearity		−0.99	±0.4	1	LSB
V_{OS}	Input offset error		−2	±0.75	2	mV
	V_{OS} match	ADC_A to ADC_B	−2	±0.75	2	mV
dV_{OS}/dT	Input offset thermal drift			1		µV/°C
G_{ERR}	Gain error	Referenced to voltage at REFIN_x	−0.1%	±0.05%	0.1%	
	G_{ERR} match	ADC_A to ADC_B	−0.1%	±0.05%	0.1%	
G_{ERR}/dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCURACY						
SINAD	Signal-to-noise + distortion	−0.5 dBFS at 20-kHz input	71.5	72.9		dB
		−0.5 dBFS at 100-kHz input		72.9		dB
		−0.5 dBFS at 250-kHz input		72.5		dB
SNR	Signal-to-noise ratio	−0.5 dBFS at 20-kHz input	72	73		dB
		−0.5 dBFS at 100-kHz input		73		dB
		−0.5 dBFS at 250-kHz input		73		dB
THD	Total harmonic distortion	−0.5 dBFS at 20-kHz input		−90		dB
		−0.5 dBFS at 100-kHz input		−90		dB
		−0.5 dBFS at 250-kHz input		−82		dB
SFDR	Spurious-free dynamic range	−0.5 dBFS at 20-kHz input		90		dB
		−0.5 dBFS at 100-kHz input		90		dB
		−0.5 dBFS at 250-kHz input		82		dB
	Isolation between ADC_A and ADC_B	f_{IN} = 15 kHz, f_{NOISE} = 25 kHz		−85		dB
$BW_{(FP)}$	Full-power bandwidth	At −3 dB		25		MHz
		At −0.1 dB		5		MHz

6.7 Electrical Characteristics: ADS7850

Minimum and maximum specifications are at T_A = −40°C to 125°C, AVDD = 5 V, V_{REFIN_A} = V_{REFIN_B} = V_{REF}, and t_{DATA} = 750 kSPS, unless otherwise noted. Typical values are at T_A = 25°C, AVDD = 5 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUTION						
	Resolution			14		Bits
DC ACCURACY						
INL	Integral nonlinearity		−1.5	±0.8	1.5	LSB
DNL	Differential nonlinearity		−0.99	±0.7	1	LSB
V_{OS}	Input offset error		−1	±0.25	1	mV
	V_{OS} match	ADC_A to ADC_B	−1	±0.25	1	mV
dV_{OS}/dT	Input offset thermal drift			1		µV/°C
G_{ERR}	Gain error	Referenced to voltage at REFIN_x	−0.1%	±0.05%	0.1%	
	G_{ERR} match	ADC_A to ADC_B	−0.1%	±0.05%	0.1%	
G_{ERR}/dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCURACY						
SINAD	Signal-to-noise + distortion	−0.5 dBFS at 20-kHz input	79	81		dB
		−0.5 dBFS at 100-kHz input		81		dB
		−0.5 dBFS at 250-kHz input		79.9		dB
SNR	Signal-to-noise ratio	−0.5 dBFS at 20-kHz input	79.5	81.5		dB
		−0.5 dBFS at 100-kHz input		81.5		dB
		−0.5 dBFS at 250-kHz input		81		dB
THD	Total harmonic distortion	−0.5 dBFS at 20-kHz input		−90		dB
		−0.5 dBFS at 100-kHz input		−90		dB
		−0.5 dBFS at 250-kHz input		−86		dB
SFDR	Spurious-free dynamic range	−0.5 dBFS at 20-kHz input		90		dB
		−0.5 dBFS at 100-kHz input		90		dB
		−0.5 dBFS at 250-kHz input		86		dB
	Isolation between ADC_A and ADC_B	f_{IN} = 15 kHz, f_{NOISE} = 25 kHz		−90		dB
$BW_{(FP)}$	Full-power bandwidth	At −3 dB		25		MHz
		At −0.1 dB		5		MHz

6.8 Electrical Characteristics: ADS8350

Minimum and maximum specifications are at T_A = −40°C to 125°C, AVDD = 5 V, V_{REFIN_A} = V_{REFIN_B} = V_{REF}, and t_{DATA} = 750 kSPS, unless otherwise noted. Typical values are at T_A = 25°C, AVDD = 5 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUTION						
	Resolution			16		Bits
DC ACCURACY						
INL	Integral nonlinearity		−2.5	±1	2.5	LSB
DNL	Differential nonlinearity		−0.99	±0.7	2	LSB
V_{OS}	Input offset error		−1	±0.25	1	mV
	V_{OS} match	ADC_A to ADC_B	−1	±0.25	1	mV
dV_{OS}/dT	Input offset thermal drift			1		µV/°C
G_{ERR}	Gain error	Referenced to voltage at REFIN_x	−0.1%	±0.05%	0.1%	
	G_{ERR} match	ADC_A to ADC_B	−0.1%	±0.05%	0.1%	
G_{ERR}/dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCURACY						
SINAD	Signal-to-noise + distortion	−0.5 dBFS at 20-kHz input	83.5	84.7		dB
		−0.5 dBFS at 100-kHz input		83.7		dB
		−0.5 dBFS at 250-kHz input		83		dB
SNR	Signal-to-noise ratio	−0.5 dBFS at 20-kHz input	84	85		dB
		−0.5 dBFS at 100-kHz input		84.8		dB
		−0.5 dBFS at 250-kHz input		84		dB
THD	Total harmonic distortion	−0.5 dBFS at 20-kHz input		−96		dB
		−0.5 dBFS at 100-kHz input		−90		dB
		−0.5 dBFS at 250-kHz input		−90		dB
SFDR	Spurious-free dynamic range	−0.5 dBFS at 20-kHz input		96		dB
		−0.5 dBFS at 100-kHz input		90		dB
		−0.5 dBFS at 250-kHz input		90		dB
	Isolation between ADC_A and ADC_B	f_{IN} = 15 kHz, f_{NOISE} = 25 kHz		−90		dB
$BW_{(FP)}$	Full-power bandwidth	At −3 dB		25		MHz
		At −0.1 dB		5		MHz

6.9 Timing Characteristics

Minimum and maximum specifications are at T_A = –40°C to 125°C, AVDD = 5 V, DVDD = 3 V, and t_{DATA} = 750 kSPS, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{THROUGHPUT}$	Sample taken to data read	f_{CLK} = max			750	kSPS
		f_{CLK} = max	1.33			µs
f_{CLK}	CLOCK frequency	$f_{THROUGHPUT}$ = max			24	MHz
t_{CLK}	CLOCK period	$f_{THROUGHPUT}$ = max	41.66			ns
t_{PH_CK}	CLOCK high time		0.4		0.6	t_{CLK}
t_{PL_CK}	CLOCK low time		0.4		0.6	t_{CLK}
t_{CONV}	Conversion time				590	ns
t_{ACQ}	Acquisition time	ADS8350, f_{CLK} = max	120			ns
		ADS7850, f_{CLK} = max	100			ns
		ADS7250, f_{CLK} = max	70			ns
t_{PH_CS}	$\overline{CS}$ high time		20			ns
$t_{PH\_CS\_SHRT}$	$\overline{CS}$ high time after frame abort	ADS8350	120			ns
		ADS7850	100			ns
		ADS7250	70			ns
t_{DV_CSDO}	Delay time from $\overline{CS}$ falling to data enable				12	ns
t_{D_CKCS}	Delay time from last SCLK falling to $\overline{CS}$ rising		15			ns
t_{DZ_CSDO}	Delay time from $\overline{CS}$ rising to DOUT going to 3-state				10	ns
t_{SU_CSCK}	Setup time from $\overline{CS}$ falling to SCLK falling		15			ns
t_{SU_DOCK}	Setup time from DOUT data valid to SCLK falling		5			ns
t_{HT_CKDO}	Hold time: SCLK falling to (previous) data valid on DOUT		3			ns

Figure 1. Timing Diagram

6.10 Typical Characteristics: ADS7250

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 2. Typical DNL

Figure 3. Typical INL

Figure 4. DNL vs Device Temperature

Figure 5. INL vs Device Temperature

**Figure 6. Typical FFT at 2-kHz Input**

Figure 7. Typical FFT at 250-kHz Input

Typical Characteristics: ADS7250 (continued)

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 8. SNR vs Input Frequency

Figure 9. THD vs Input Frequency

Figure 10. SINAD vs Input Frequency

Figure 11. SNR vs Device Temperature

Figure 12. THD vs Device Temperature

Figure 13. SINAD vs Device Temperature

Typical Characteristics: ADS7250 (continued)

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 14. Offset Error vs Device Temperature

Figure 15. Gain Error vs Device Temperature

Figure 16. DC Histogram

6.11 Typical Characteristics: ADS7850

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 17. Typical DNL

Figure 18. Typical INL


Figure 19. DNL vs Device Temperature

Figure 20. INL vs Device Temperature


Figure 21. Typical FFT at 2-kHz Input

**Figure 22. Typical FFT at 250-kHz Input**

Typical Characteristics: ADS7850 (continued)

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 23. SNR vs Input Frequency

Figure 24. THD vs Input Frequency

Figure 25. SINAD vs Input Frequency

Figure 26. SNR vs Device Temperature

Figure 27. THD vs Device Temperature

Figure 28. SINAD vs Device Temperature

Typical Characteristics: ADS7850 (continued)

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 29. Offset Error vs Device Temperature

Figure 30. Gain Error vs Device Temperature

Figure 31. DC Histogram

6.12 Typical Characteristics: ADS8350

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 32. Typical DNL

Figure 33. Typical INL

Figure 34. DNL vs Device Temperature

Figure 35. INL vs Device Temperature

Figure 36. Typical FFT at 2-kHz Input

Figure 37. Typical FFT at 100-kHz Input

Typical Characteristics: ADS8350 (continued)

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 38. SNR vs Input Frequency

Figure 39. THD vs Input Frequency

Figure 40. SINAD vs Input Frequency

Figure 41. SNR vs Device Temperature

Figure 42. THD vs Device Temperature

Figure 43. SINAD vs Device Temperature

Typical Characteristics: ADS8350 (continued)

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.


Figure 44. Offset Error vs Device Temperature


Figure 45. Gain Error vs Device Temperature

Figure 46. DC Histogram

6.13 Typical Characteristics: All Devices

At T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS, unless otherwise noted.

Figure 47. Dynamic Current vs Device Temperature	**Figure 48. Supply Current vs SCLK Frequency**

7 Detailed Description

7.1 Overview

The ADS8350, ADS7850, and ADS7250 belong to a family of dual, high-speed, simultaneous-sampling, analog-to-digital converters (ADCs). The devices support pseudo-differential input signals with the input common-mode equal to the reference voltage and the full-scale input range equal to twice the reference voltage. The devices provide a simple serial interface to the host controller and operate over a wide range of digital power supplies.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Reference

Each device has two simultaneous-sampling ADCs (ADC_A and ADC_B). ADC_A operates with reference voltage V_{REFIN_A} and ADC_B operates with reference votlage V_{REFIN_B}. These reference voltages must be provided on the REFIN_A and REFIN_B pins, respectively. REFIN_A and REFIN_B may be set to different values as per the application requirement.

As shown in Figure 49, decouple the REFIN_A and REFIN_B pins with the REFGND_A and REFGND_B pins, respectively, with individual 10-µF decoupling capacitors.

Figure 49. Reference Block Diagram

Feature Description (continued)

7.3.2 Analog Input

The devices support pseudo-differential analog input signals. These inputs are sampled and converted simultaneously by the two ADCs (ADC_A and ADC_B). ADC_A samples and converts ($V_{AINP\_A} - V_{AINM\_A}$), and ADC_B samples and converts ($V_{AINP\_B} - V_{AINM\_B}$).

Figure 50a and Figure 50b show equivalent circuits for the ADC_A and ADC_B analog input pins, respectively. R_S (typically 50 Ω) represents the on-state sampling switch resistance, and C_{SAMPLE} represents the device sampling capacitor (typically 40 pF).

a) ADC_A   b) ADC_B

Figure 50. Equivalent Circuit for Analog Input Pins

7.3.2.1 Analog Input Full-Scale Range

The analog input full-scale range (FSR) for ADC_A and ADC_B is twice the reference voltage provided to the particular ADC. By providing different reference voltages (V_{REFIN_A} and V_{REFIN_B}), ADC_A and ADC_B can have different full-scale input ranges. Therefore, the FSR for ADC_A and ADC_B can be determined by Equation 1 and Equation 2, respectively:

$$FSR\_ADC\_A = 2 \times V_{REFIN\_A}, \tag{1}$$
$$V_{AINP\_A} = 0 \text{ to } 2 \times V_{REFIN\_A},$$
$$V_{AINM\_A} = V_{REFIN\_A}$$

The REFIN_A and AINM_A pins must be shorted and connected to the external reference voltage, V_{REFIN_A}.

$$FSR\_ADC\_B = 2 \times V_{REFIN\_B}, \tag{2}$$
$$V_{AINP\_B} = 0 \text{ to } 2 \times V_{REFIN\_B},$$
$$V_{AINM\_B} = V_{REFIN\_B}$$

The REFIN_B and AINM_B pins must be shorted and connected to the external reference voltage, V_{REFIN_B}.

To use the full dynamic input range on the analog input pins, AVDD must be as shown in Equation 3, Equation 4, and Equation 5:

$$AVDD \geq 2 \times V_{REFIN\_A} \tag{3}$$
$$AVDD \geq 2 \times V_{REFIN\_B} \tag{4}$$
$$4.5 \text{ V} \leq AVDD \leq 5.5 \text{ V} \tag{5}$$

Feature Description (continued)

7.3.3 ADC Transfer Function

The device output is in binary twos complement format. Device resolution is calculated by Equation 6:

$$1 \text{ LSB} = (\text{FSR\_ADC\_x}) / (2^N)$$

where:

- FSR_ADC_x = 2 x V_{REFIN_x} and
- N is the resolution of the ADC : N = 16 for the ADS8350, N = 14 for the ADS7850, and N = 12 for the ADS7250   (6)

Table 1 shows the different input voltages and the corresponding device output codes.

Table 1. Transfer Characteristics

INPUT VOLTAGE (AINM_x)	INPUT VOLTAGE (AINP_x)	PSEUDO-DIFFERENTIAL INPUT TO ADC (AINP_x - AINM_x)		OUTPUT CODE (HEX)			
				CODE	ADS7250	ADS7850	ADS8350
V_{REFIN_x}	0	$-V_{REFIN\_x}$	NFSR	NFSC	800	2000	8000
	1 LSB	$-V_{REFIN\_x}$ + 1 LSB	NFSR + 1 LSB	NFSC + 1	801	2001	8001
	V_{REFIN_x} − 1 LSB	−1 LSB	−1 LSB	MC	FFF	3FFF	FFFF
	V_{REFIN_x}	0	0	PLC	000	0000	0000
	2 x V_{REFIN_x} − 1 LSB	V_{REFIN_x} − 1 LSB	PFSR − 1 LSB	PFSC	7FF	1FFF	7FFF

Figure 51 shows the ideal transfer characteristics for the device.

Figure 51. Ideal Transfer Characteristics

7.4 Device Functional Modes

7.4.1 Serial Interface

The devices support a simple, SPI-compatible serial interface to the external digital host. The $\overline{CS}$ signal defines one conversion and serial transfer frame. A frame starts with a $\overline{CS}$ falling edge and ends with a $\overline{CS}$ rising edge. The SDO_A and SDO_B pins output the ADC_A and ADC_B conversion results, respectively. Figure 52 shows a detailed timing diagram for these devices.

Figure 52. Serial Interface Timing Diagram

A $\overline{CS}$ falling edge brings the serial data bus out of 3-state and also outputs a '0' on the SDO_A and SDO_B pins. The device converts the sampled analog input during the next 14 clocks. SDO_A and SDO_B read '0' during this period. The sample-and-hold circuit goes back into sample mode on the 15th SCLK falling edge and the MSBs of ADC_A and ADC_B are output on SDO_A and SDO_B, respectively. The subsequent clock edges are used to shift out the conversion result using the serial interface, as shown in Table 2. Output data are in binary twos complement format. A $\overline{CS}$ rising edge ends the frame and puts the serial bus into 3-state.

Table 2. Data Launch Edge

DEVICE	PIN	LAUNCH EDGE												
		$\overline{CS}$ ↓	SCLK											$\overline{CS}$ ↑
			↓1	…	↓14	↓15	…	↓26	↓27	↓28	↓29	↓30	↓31	…	
ADS8350	SDO-A	0	0	…	0	D15_A	…	D4_A	D3_A	D2_A	D1_A	D0_A	0	…	Hi-Z
	SDO-B	0	0	…	0	D15_B	…	D4_B	D3_B	D2_B	D1_B	D0_B	0	…	Hi-Z
ADS7850	SDO-A	0	0	…	0	D13_A	…	D2_A	D1_A	D0_A	0	0	0	…	Hi-Z
	SDO-B	0	0	…	0	D13_B	…	D2_B	D1_B	D0_B	0	0	0	…	Hi-Z
ADS7250	SDO-A	0	0	…	0	D11_A	…	D0_A	0	0	0	0	0	…	Hi-Z
	SDO-B	0	0	…	0	D11_B	…	D0_B	0	0	0	0	0	…	Hi-Z

7.4.2 Short-Cycling, Frame Abort, and Reconversion Feature

Referring to Table 2, the ADS8350 requires a minimum of 31 SCLK falling edges between the beginning and end of the frame to complete the 16-bit data transfer, the ADS7850 requires a minimum of 29 SCLK falling edges between the beginning and end of the frame to complete the 14-bit data transfer, and the ADS7250 requires a minimum of 27 SCLK falling edges between the beginning and end of the frame to complete the 12-bit data transfer. However, $\overline{CS}$ can be brought high at any time during the frame to abort the frame or to *short-cycle* the converter.

As shown in Figure 53, if $\overline{CS}$ is brought high before the 15th SCLK falling edge, the device aborts the conversion and starts sampling the new analog input signal.

Figure 53. Frame Aborted before 15th SCLK Falling Edge

If $\overline{CS}$ is brought high after the 15th SCLK falling edge (as shown in Figure 54), the output data bits latched into the digital host before this $\overline{CS}$ rising edge are still valid data corresponding to sample *N*.

Figure 54. Frame Aborted after 15th SCLK Falling Edge

After aborting the current frame, $\overline{CS}$ must be kept high for $t_{PH\_CS\_SHRT}$ to ensure that the minimum acquisition time (t_{ACQ}) is provided for the next conversion.

8 Application and Implementation

8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing these circuits and provides some application circuits designed using these devices.

8.2 Typical Applications

8.2.1 DAQ Circuit: Maximum SINAD for a 10-kHz Input Signal at 750-kSPS Throughput

Figure 55. Reference Drive Circuit with V$_{REF}$ = 2.5 V

Figure 56. DAQ Circuit: Maximum SINAD for a 10-kHz Input Signal at 750-kSPS Throughput

Typical Applications (continued)

8.2.1.1 Design Requirements

For the ADS8350, design an input driver and reference driver circuit to achieve > 84-dB SNR and < –90-dB THD at a 100-kHz input frequency.

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 ADC Reference Driver

The external reference source to the device must provide low-drift and very accurate voltage for the ADC reference input and support the dynamic charge requirements without affecting the noise and linearity performance of the device. The output broadband noise of most references can be in the order of a few 100 μV_{RMS}. Therefore, in order to prevent any degradation in the noise performance of the ADC, the output of the voltage reference must be appropriately filtered by using a low-pass filter with a cutoff frequency of a few hundred Hertz.

After band-limiting the noise from the reference source, the next important step is to design a reference buffer that can drive the dynamic load posed by the reference input of the ADC. At the start of each conversion, the reference buffer must regulate the voltage of the reference pin within 1 LSB of the intended value. This condition necessitates the use of a large filter capacitor at the reference pin of the ADC. The amplifier selected to drive this large capacitor should have low output impedance, low offset, and temperature drift specifications.

To reduce the dynamic current requirements and crosstalk between the channels, a separate reference buffer is recommended for driving the reference input of each ADC channel.

The application circuit in Figure 55 shows the schematic of a complete reference driver circuit that generates a voltage of 2.5-V dc using a single 5-V supply.

The 2.5-V reference voltage is generated by the high-precision, low-noise REF5025 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz. The decoupling capacitor on each reference pin is selected to be 10 µF. The low output impedance, low noise, and fast settling time makes the OPA2350 a good choice for driving this high capacitive load.

8.2.1.2.2 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a fly-wheel RC filter. The amplifier is used for signal conditioning of the input voltage and its low output impedance provides a buffer between the signal source and the switched capacitor inputs of the ADC. The RC filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC and functions as an antialiasing filter to band-limit the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of a high-precision ADC.

8.2.1.2.2.1 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type and the performance goals of the data acquisition system. Some key amplifier specifications to consider while selecting an appropriate amplifier to drive the inputs of the ADC are:

- *Small-signal bandwidth.* Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the low cutoff frequency RC filter at the ADC inputs. Higher bandwidth also minimizes the harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, the amplifier bandwidth should be selected as described in Equation 7:

$$Unity-Gain\,Bandwidth \geq 4 \times \left(\frac{1}{2\pi \times R_{FLT} \times C_{FLT}} \right)$$

(7)

Typical Applications (continued)

- *Noise.* Noise contribution of the front-end amplifiers should be as low as possible to prevent any degradation in SNR performance of the system. As a rule of thumb, to ensure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit should be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is band-limited by designing a low cutoff frequency RC filter, as explained in Equation 8.

$$N_G \times \sqrt{2} \times \sqrt{\left(\frac{V_{1/f\_AMP\_PP}}{6.6}\right)^2 + e_{n\_RMS}^2 \times \frac{\pi}{2} \times f_{-3dB}} \leq \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20}\right)}$$

where:

- V_{1/f_AMP_PP} is the peak-to-peak flicker noise in μV_{RMS},
- e_{n_RMS} is the amplifier broadband noise density in nV/√Hz,
- f_{-3dB} is the 3-dB bandwidth of the RC filter, and
- N_G is the noise gain of the front-end circuit, which is equal to '1' in a buffer configuration. (8)

- *Distortion.* Both the ADC and the input driver introduce nonlinearity in a data acquisition block. As a rule of thumb, to ensure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver should be at least 10 dB lower than the distortion of the ADC, as shown in Equation 9.

$$THD_{AMP} \leq THD_{ADC} - 10\,(dB)$$

(9)

- *Settling Time.* For dc signals with fast transients that are common in a multiplexed application, the input signal must settle to the desired accuracy at the inputs of the ADC during the acquisition time window. This condition is critical to maintain the overall linearity performance of the ADC. Typically, the amplifier data sheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired accuracy. Therefore, the settling behavior of the input driver should always be verified by TINA™-SPICE simulations before selecting the amplifier.

8.2.1.2.2.2 Antialiasing Filter

Converting analog-to-digital signals requires sampling an input signal at a constant rate. Any higher frequency content in the input signal beyond half the sampling frequency is digitized and folded back into the low-frequency spectrum. This process is called *aliasing*. Therefore, an analog, antialiasing filter must be used to remove the harmonic content from the input signal before being sampled by the ADC. An antialiasing filter is designed as a low-pass, RC filter, for which the 3-dB bandwidth is optimized based on specific application requirements. For dc signals with fast transients (including multiplexed input signals), a high-bandwidth filter is designed to allow accurately settling the signal at the ADC inputs during the small acquisition time window. For ac signals, the filter bandwidth should be kept low to band-limit the noise fed into the ADC input, thereby increasing the signal-to-noise ratio (SNR) of the system.

Besides filtering noise from the front-end drive circuitry, the RC filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT}, is connected across the ADC inputs (as shown in Figure 57).

$$f_{-3dB} = \frac{1}{2\pi \times (R_{FLT} + R_{FLT}) \times C_{FLT}}$$

Figure 57. Antialiasing Filter

Typical Applications (continued)

This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. As a rule of thumb, the value of this capacitor should be at least 10 times the specified value of the ADC sampling capacitance. For these devices, the input sampling capacitance is equal to 40 pF. Thus, the value of C_{FLT} should be greater than 400 pF. The capacitor should be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.

Note that driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design. For these devices, TI recommends limiting the value of R_{FLT} to a maximum of 22 Ω in order to avoid any significant degradation in linearity performance. The tolerance of the selected resistors can be chosen as 1% because the use of a differential capacitor at the input balances the effects resulting from any resistor mismatch.

The input amplifier bandwidth should be much higher than the cutoff frequency of the antialiasing filter. TI strongly recommends performing a SPICE simulation to confirm that the amplifier has more than 40° phase margin with the selected filter. Simulation is critical because even with high-bandwidth amplifiers, some amplifiers might require more bandwidth than others to drive similar filters. If an amplifier has less than a 40° phase margin with 22-Ω resistors, using a different amplifier with higher bandwidth or reducing the filter cutoff frequency with a larger differential capacitor is advisable.

The application circuit shown in Figure 56 is optimized to achieve lowest distortion and lowest noise for a 10-kHz input signal. The input signal is processed through a high-bandwidth, low-distortion amplifier in an inverting gain configuration and a low-pass RC filter before being fed into the ADS8350 operating at 750-kSPS throughput.

As a rule of thumb, the distortion from the input driver should be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the amplifier in an inverting gain configuration that establishes a fixed common-mode level for the circuit. The low-power OPA836, used as an input driver, provides exceptional ac performance because of its extremely low-distortion, high-bandwidth specifications. In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

NOTE

The same circuit can be used with the ADS7250 and ADS7850 to achieve their rated specifications.

8.2.1.3 Application Curve

Figure 58 shows FFT plot and test results obtained with circuit configuration shown in Figure 56.

Figure 58. FFT Plot and Test Results with ADS8350

Typical Applications (continued)

8.2.2 DAQ Circuit: Maximum SINAD for a 100-kHz Input Signal at 750-kSPS Throughput

Figure 59. Reference Drive Circuit with V_{REF} = 2.5 V

Figure 60. DAQ Circuit: Maximum SINAD for a 100-kHz Input Signal at 750-kSPS Throughput

Typical Applications (continued)

8.2.2.1   Design Requirements

For the ADS8350, design an input driver and reference driver circuit to achieve > 84-dB SNR and < −90-dB THD at a 100-kHz input frequency.

8.2.2.2   Detailed Design Procedure

8.2.2.2.1   ADC Reference Driver

Refer to the *ADC Reference Driver* section for a detailed design procedure for the ADC reference driver.

The application circuit in Figure 55 shows the schematic of a complete reference driver circuit that generates a voltage of 2.5-V dc using a single 5-V supply. This circuit is suitable to drive the reference of the ADS8350 at sampling rates up to 750 kSPS.

The 2.5-V reference voltage is generated by the high-precision, low-noise REF5025 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz. The decoupling capacitor on each reference pin is selected to be 10 µF. The low output impedance, low noise, and fast settling time makes the OPA2350 a good choice for driving this high capacitive load.

8.2.2.2.2   ADC Input Driver

Refer to *ADC Input Driver* section for the detailed design procedure for an ADC input driver.

The application circuit shown in Figure 60 is optimized to achieve lowest distortion and lowest noise for a 100-kHz input signal. The input signal is processed through a high-bandwidth, low-distortion amplifier in an inverting gain configuration and a low-pass RC filter before being fed into the ADS8350 operating at 750-kSPS throughput.

As a rule of thumb, the distortion from the input driver should be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the amplifier in an inverting gain configuration that establishes a fixed common-mode level for the circuit. This configuration also eliminates the requirement of a rail-to-rail swing at the input of the amplifier. The THS4032, used as an input driver, provides exceptional ac performance because of its extremely low-distortion, low-noise, and high-bandwidth specifications. The ADC AINM pin is also driven to V_{REF} with the same amplifier to match the source impedance and to take full advantage of the pseudo-differential input structure of the ADC. In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

NOTE

The same circuit can be used with the ADS7250 and ADS7850 to achieve their rated specifications.

Typical Applications (continued)

8.2.2.3 Application Curve

Figure 61 shows FFT plot and test results obtained with circuit configuration shown in Figure 60.

AVDD = 5 V
REF = 2.5 V
$T_A = 25°C$
f_{IN} = 100 kHz
SNR = 85 dB
THD = -91 dB

Figure 61. FFT Plot and Test Results with ADS8350

9 Power Supply Recommendations

The devices have two separate power supplies: AVDD and DVDD. The ADC operates on AVDD; DVDD is used for the interface circuits. AVDD and DVDD can be independently set to any value within the permissible range.

The AVDD supply voltage value defines the permissible voltage swing on the analog input pins. To avoid saturation of output codes, the external reference voltages V_{REFIN_A} and V_{REFIN_B} should be as shown in Equation 10:

$$2 \text{ V} \le V_{REFIN\_x} \le AVDD / 2 \tag{10}$$

In other words, in order to use the V_{REFIN_x} external reference voltage and use the full dynamic range on the analog input pins, AVDD must be set as shown in Equation 11, Equation 12, and Equation 13:

$$AVDD \ge 2 \times V_{REFIN\_A} \tag{11}$$
$$AVDD \ge 2 \times V_{REFIN\_B} \tag{12}$$
$$4.5 \text{ V} \le AVDD \le 5.5 \text{ V} \tag{13}$$

Decouple the AVDD and DVDD pins with the GND pin using individual 10-µF decoupling capacitors, as shown in Figure 62.


Figure 62. Power-Supply Decoupling

10 Layout

10.1 Layout Guidelines

Figure 63 shows a board layout example for the ADS7250, ADS7850, and ADS8350. Use a ground plane underneath the device and partition the PCB into analog and digital sections. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference input signals away from noise sources. As shown in Figure 63, the analog input and reference signals are routed on the left side of the board and the digital connections are routed on the right side of the device.

The power sources to the ADS8350 must be clean and well-bypassed. Use 10-μF ceramic bypass capacitors in close proximity to the analog (AVDD) and digital (DVDD) power-supply pins. Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors. Connect all ground pins to the ground plane using short, low-impedance paths.

The REFIN-A and REFIN-B reference inputs are bypassed with 10-μF, X7R-grade ceramic capacitors (C_{REF-x}). Although the reference inputs of the device draw little current on average, there are instantaneous dynamic current demands placed on the reference circuitry characteristic of SAR ADCs. Place the reference bypass capacitors as close as possible to the reference REFIN-x pins and connect the bypass capacitors using short, low-inductance connections. Avoid placing vias between the REFIN-x pins and the bypass capacitors. If the reference voltage originates from an op amp, make sure that the op amp can drive the bypass capacitor without oscillation. Small 0.1-Ω to 0.2-Ω resistors (R_{REF-x}) are used in series with the reference bypass capacitors to improve stability.

The fly-wheel RC filters are placed immediately next to the input pins. Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes. Figure 63 shows the C_{IN-A} and C_{IN-B} filter capacitors placed across the analog input pins of the device.

10.2 Layout Example

Figure 63. Layout Example

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

相关文档如下：
- 《REF5025 数据表》，SBAS410
- 《OPA2350 数据表》，SBOS099
- 《OPA836 数据表》，SLOS713
- 《THS4032 数据表》，SLOS224

11.2 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

Table 3. 相关链接

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
ADS8350	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS7850	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS7250	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

11.3 Trademarks

TINA is a trademark of Texas Instruments Inc..
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的 直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理商造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品		应用	
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址： 上海市浦东新区世纪大道1568 号，中建大厦32 楼邮政编码： 200122
Copyright © 2014, 德州仪器半导体技术（上海）有限公司

TEXAS INSTRUMENTS

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7250IRTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7250	Samples
ADS7250IRTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7250	Samples
ADS7850IRTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7850	Samples
ADS7850IRTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7850	Samples
ADS8350IRTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8350	Samples
ADS8350IRTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8350	Samples

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

[4] There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

[5] Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7250IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7250IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7850IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7850IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8350IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8350IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7250IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
ADS7250IRTET	WQFN	RTE	16	250	210.0	185.0	35.0
ADS7850IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
ADS7850IRTET	WQFN	RTE	16	250	210.0	185.0	35.0
ADS8350IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
ADS8350IRTET	WQFN	RTE	16	250	210.0	185.0	35.0

RTE (S−PWQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

$\frac{3,15}{2,85}$ A

B

$\frac{3,15}{2,85}$

16

1

PIN 1 INDEX AREA
TOP AND BOTTOM

$\frac{0,80}{0,70}$

0,20 REF.

C

SEATING PLANE

0,08

$\frac{0,05}{0,00}$

$16X \frac{0,50}{0,30}$

1

16

EXPOSED THERMAL PAD

D

$16X \frac{0,30}{0,18}$

⊕	0,10 Ⓜ	C	A	B
	0,05 Ⓜ	C		

0,50

4205254/D 01/11

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   Quad Flatpack, No−leads (QFN) package configuration.
         D.   The package thermal pad must be soldered to the board for thermal and mechanical performance.
              See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
         E.   Falls within JEDEC MO−220.

RTE (S−PWQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 INDICATOR
C 0,30

Exposed Thermal Pad

0,80±0,10

0,80±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206446−5/U 08/15

NOTE: A. All linear dimensions are in millimeters

RTE (S-PWQFN-N16)   PLASTIC QUAD FLATPACK NO-LEAD

Example Board Layout

Note D

0,5

2,1 3,8

0,8 SQ

2,1

3,8

Non Solder Mask
Defined Pad

Example Stencil Design
(Note E)

0,5

R0,115

0,23

2,15 3,75

0,8 SQ

2,15

3,75

68% solder coverage on center pad

Example Via Layout Design
Via pattern may vary due
to layout constraints
(Note D, F)

0,8

0,8

0,4

0,4

⌀0,3

Example
Solder Mask Opening
(Note F)

R0,14

0,08

0,85

0,07

0,28

All around

Pad Geometry
(Note C)

4209446-5/K   04/15

NOTES: A. All linear dimensions are in millimeters.
       B. This drawing is subject to change without notice.
       C. Publication IPC-7351 is recommended for alternate designs.
       D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack
           Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
           for specific thermal information, via requirements, and recommended board layout. These documents are available at
           www.ti.com <http://www.ti.com>.
       E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
           contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
       F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

TEXAS
INSTRUMENTS
www.ti.com

重要声明