



🕳 Order

Now





ADS7039-Q1

ZHCSFX8A - JANUARY 2017 - REVISED AUGUST 2017

ADS7039-Q1小型低功耗 10 位、2MSPS SAR ADC

特性 1

符合汽车应用 要求

Texas

INSTRUMENTS

- 符合 AEC-Q100 标准,其中包括以下内容:
 - 器件温度 1 级: -40°C 至 125°C 的环境工作温 度范围
 - 器件人体放电模型 (HBM) 静电放电 (ESD) 分类 等级 ±2000V
 - 器件带电器件模型 (CDM) 静电放电 (ESD) 分类 等级 ±1000V
- 超低功耗:
 - 2MSPS、AVDD 为 3V 时的功耗为 1.2 mW (最大值)
 - 1kSPS、AVDD 为 3V 时的功耗低于 1µW
- 微型封装: •
 - 8 引脚超薄小外形尺寸 (VSSOP) 封 装: 2.30mm × 2.00mm
- 吞吐量为 2MSPS 且零延迟
- 宽工作电压范围:
 - AVDD: 2.35V 至 3.6V
 - DVDD: 1.65V 至 3.6V (与 AVDD 无关)
 - 温度范围: -40℃至 +125℃
- 性能优异:
 - 10 位分辨率且无丢码 (NMC)
 - ±0.4 最低有效位 (LSB) 微分非线性 (DNL); ±0.4 最低有效位 (LSB) 积分非线性 (INL)
 - 信噪比 (SNR) 为 61dB (3V AVDD 时)
 - 总谐波失真 (THD) 为 -75dB (3V AVDD 时)
- 单极输入范围: 0V 至 AVDD
- 集成偏移校准
- 兼容 SPI 的串行接口: 32MHz
- 符合 JESD8-7A 标准的数字 I/O

2 应用

- 车用信息娱乐
- 车用传感器 •
- 液位传感器 ٠
- 超声波流量计
- 电机控制 •
- 便携式医疗设备

3 说明

ADS7039-Q1器件是一款符合汽车类 Q100 标准的 10 位、2MSPS 模数转换器 (ADC)。此器件支持宽范围的 模拟输入电压(2.35V 至 3.6V),并且包括一个基于 电容器且内置采样保持电路的 SAR ADC。串行外设接 口 (SPI) 兼容串口由 CS 和 SCLK 信号控制。输入信 号在 CS 下降沿进行采样, SCLK 用于转换和串行数据 输出。此器件支持宽范围的数字电源(1.65V 至 3.6V),可直接连接到各类主机控制器。ADS7039-Q1符合 JESD8-7A 标准的标称 DVDD 范围(1.65V 至 1.95V)。

ADS7039-Q1采用 8 引脚微型超薄小外形尺寸 (VSSOP) 封装, 额定工作温度范围为 -40℃ 至 +125° C。ADS7039-Q1采样速率较快,采用微型封装并具有 低功耗特性,适用于空间受限的汽车类快速扫描 应用 中实现最高的系统性能。

器件	言息	(1)
----	----	-----

部件名称	封装	封装尺寸(标称值)				
ADS7039-Q1	超薄小外形尺寸封装 (VSSOP)(8)	2.30mm x 2.00mm				

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

典型应用



Copyright © 2016, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

1	特性	
2	应用	
3	说明	
4	修订	历史记录
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Timing Requirements 6
	6.7	Switching Characteristics 6
	6.8	Typical Characteristics 7
7	Para	ameter Measurement Information 12
	7.1	Digital Voltage Levels 12
8	Deta	ailed Description 12
	8.1	Overview 12
	8.2	Functional Block Diagram 13
	8.3	Feature Description 13

	8.4	Device Functional Modes	17
9	Appli	cation and Implementation	20
	9.1	Application Information	20
	9.2	Typical Application	20
10	Powe	er Supply Recommendations	23
	10.1	AVDD and DVDD Supply Recommendations	23
	10.2	Estimating Digital Power Consumption	23
	10.3	Optimizing Power Consumed by the Device .	23
11	Layo	ut	24
	11.1	Layout Guidelines	24
	11.2	Layout Example	24
12	器件	和文档支持	25
	12.1	文档支持	25
	12.2	接收文档更新通知	25
	12.3	社区资源	25
	12.4	商标	25
	12.5	静电放电警告	25
	12.6	Glossary	25
13	机械	、封装和可订购信息	25

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Cł	hanges from Original (January 2017) to Revision A	Page
•	Changed Timing Diagram figure to correct SCLK and SDO traces	6
•	Changed number of conversion bits from 12 to 10 and number of SCLKs from 14 to 12 in first paragraph of Serial Interface section	16

目录



www.ti.com.cn



5 Pin Configuration and Functions



Pin Functions

NAME	NO.	I/O	DESCRIPTION
AINM	5	Analog input	Analog signal input, negative
AINP	6	Analog input	Analog signal input, positive
AVDD	7	Supply	Analog power-supply input, also provides the reference voltage to the ADC
CS	4	Digital input	Chip-select signal, active low
DVDD	1	Supply	Digital I/O supply voltage
GND	8	Supply	Ground for power supply, all analog and digital signals are referred to this pin
SCLK	2	Digital input	Serial clock
SDO	3	Digital output	Serial data out

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
AVDD to GND	-0.3	3.9	V
DVDD to GND	-0.3	3.9	V
AINP to GND	-0.3	AVDD + 0.3	V
AINM to GND	-0.3	0.3	V
Digital input voltage to GND	-0.3	DVDD + 0.3	V
Storage temperature, T _{stg}	-60	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Flactroatatia diasharra	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage range	2.35		3.6	V
DVDD	Digital supply voltage range	1.65		3.6	V
T _A	Operating free-air temperature	-40		125	°C

6.4 Thermal Information

		ADS7039-Q1	
	THERMAL METRIC ⁽¹⁾	DCU (VSSOP)	UNIT
		8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	181.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.9	°C/W
τιΨ	Junction-to-top characterization parameter	1.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	73.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

	PARAMETI	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUT						_
	Full-scale input vol	tage span ⁽¹⁾		0		AVDD	V
	Absolute input	AINP to GND		-0.1		AVDD + 0.1	
	voltage range	AINM to GND		-0.1		0.1	V
Cs	Sampling capacitar	nce			15		pF
SYSTEM I	PERFORMANCE		I	L			1
	Resolution				10		Bits
NMC	No missing codes			10			Bits
INL	Integral nonlinearity	/	AVDD = 3 V	-0.8	±0.4	0.8	LSB ⁽²⁾
DNL	Differential nonlinea	arity	AVDD = 3 V	-0.7	±0.4	0.7	LSB
_	0	Uncalibrated			±3		
Eo	Offset error	Calibrated ⁽³⁾	AVDD = 3 V	-2	±0.5	2	LSB
dV _{OS} /dT	Offset error drift wit	h temperature			±10		ppm/°C
E _G	Gain error		AVDD = 3 V	-0.2	±0.1	0.2	%FS
	Gain error drift with	temperature	No calibration		±10		ppm/°C
SAMPLIN	G DYNAMICS						
t _{ACQ}	Acquisition time			120			ns
	Maximum throughput rate		32-MHz SCLK, AVDD = 2.35 V to 3.6 V			2	MHz
DYNAMIC	CHARACTERISTICS						
SNR	Signal-to-noise ration	0 ⁽⁴⁾	f _{IN} = 2 kHz, AVDD = 3 V	60	61		dB
THD	Total harmonic dist	ortion ⁽⁴⁾⁽⁵⁾	f _{IN} = 2 kHz, AVDD = 3 V		-75		dB
SINAD	Signal-to-noise and	I distortion ⁽⁴⁾	f _{IN} = 2 kHz, AVDD = 3 V	60	61		dB
SFDR	Spurious-free dyna	mic range ⁽⁴⁾	f _{IN} = 2 kHz, AVDD = 3 V		80		dB
BW _(fp)	Full-power bandwic	lth	At -3 dB, AVDD = 3 V		25		MHz
DIGITAL I	NPUT/OUTPUT (CMOS	S Logic Family)	· ·				
V _{IH}	High-level input vol	tage ⁽⁶⁾		0.65 × DVDD		DVDD + 0.3	V
V _{IL}	Low-level input volt	age ⁽⁶⁾		-0.3		0.35 × DVDD	V
		- 14 (6)	At I _{source} = 500 µA	0.8 × DVDD		DVDD	
VOH	High-level output vo	bitage	At I _{source} = 2 mA	DVDD - 0.45		DVDD	v
			At I _{sink} = 500 µA	0		0.2 × DVDD	
V _{OL}	Low-level output vo	onage	At I _{sink} = 2 mA	0		0.45	v
POWER-S	UPPLY REQUIREMEN	ITS					
AVDD	Analog supply volta	age		2.35	3	3.6	V
DVDD	Digital I/O supply v	oltage		1.65	3	3.6	V
I _{AVDD}	Analog supply curre	ent	At 2 MSPS with AVDD = 3 V		365	400	μA
I _{DVDD}	Digital supply curre	nt	AVDD = 3 V, no load, no transitions		10		μA
PD	Power dissipation		At 2 MSPS with AVDD = 3 V		1.095	1.20	mW

Ideal input span; does not include gain or offset error. (1)

(2)

LSB means least significant bit. See the Offset Calibration section for more details. (3)

All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with an input signal 0.5 dB below full-scale, (4) unless otherwise specified.

(5)

Calculated on the first nine harmonics of the input frequency. Digital voltage levels comply with the JESD8-7A standard for DVDD from 1.65 V to 1.95 V; see the *Digital Voltage Levels* section for (6) more details.

TEXAS INSTRUMENTS

ADS7039-Q1

ZHCSFX8A - JANUARY 2017 - REVISED AUGUST 2017

www.ti.com.cn

6.6 Timing Requirements

all specifications are at $T_A = -40^{\circ}$ C to 125°C, AVDD = 2.35 V to 3.6 V, DVDD = 1.65 V to 3.6 V, and C_{LOAD} on SDO = 20 pF (unless otherwise specified)

		MIN	TYP MA	K UNIT
t _{ACQ}	Acquisition time	120		ns
f _{SCLK}	SCLK frequency	0.016	2	8 MHz
t _{SCLK}	SCLK period	35.7		ns
t _{PH_CK}	SCLK high time	0.45	0.5	5 t _{SCLK}
t _{PL_CK}	SCLK low time	0.45	0.5	5 t _{SCLK}
t _{PH_CS}	CS high time	30		ns
t _{su_cscк}	Setup time: CS falling to SCLK falling	12		ns
t _{D_CKCS}	Delay time: last SCLK falling to \overline{CS} rising	10		ns

6.7 Switching Characteristics

all specifications are at $T_A = -40^{\circ}$ C to 125°C, AVDD = 2.35 V to 3.6 V, DVDD = 1.65 V to 3.6 V, and C_{LOAD} on SDO = 20 pF (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f _{тнкоиднр} ит	Throughput			2	MSPS
t _{CYCLE}	Cycle time		0.5		μs
t _{CONV}	Conversion time			10.5 × t _{SCLK} + t _{SU_CSCK}	ns
t _{DV_CSDO}	Delay time: \overline{CS} falling to data enable			10	ns
t _{D_СКDO}	Delay time: SCLK falling to (next) data valid on DOUT	AVDD = 2.35 V to 3.6 V		25	ns
t _{DZ_CSDO}	Delay time: CS rising to DOUT going to tri-state		5		ns







6.8 Typical Characteristics

at $T_A = 25^{\circ}C$, AVDD = 3 V, DVDD = 1.8 V, and $f_{SAMPLE} = 2$ MSPS (unless otherwise noted)



•

ADS7039-Q1

ZHCSFX8A - JANUARY 2017 - REVISED AUGUST 2017

www.ti.com.cn

STRUMENTS

XAS

Typical Characteristics (continued)

at T_A = 25°C, AVDD = 3 V, DVDD = 1.8 V, and f_{SAMPLE} = 2 MSPS (unless otherwise noted)





Typical Characteristics (continued)

at T_A = 25°C, AVDD = 3 V, DVDD = 1.8 V, and f_{SAMPLE} = 2 MSPS (unless otherwise noted)



ADS7039-Q1

ZHCSFX8A - JANUARY 2017 - REVISED AUGUST 2017

www.ti.com.cn

STRUMENTS

XAS

Typical Characteristics (continued)

at $T_A = 25^{\circ}C$, AVDD = 3 V, DVDD = 1.8 V, and $f_{SAMPLE} = 2$ MSPS (unless otherwise noted)





Typical Characteristics (continued)

at T_A = 25°C, AVDD = 3 V, DVDD = 1.8 V, and f_{SAMPLE} = 2 MSPS (unless otherwise noted)



TEXAS INSTRUMENTS

www.ti.com.cn

7 Parameter Measurement Information

7.1 Digital Voltage Levels

The device complies with the JESD8-7A standard for DVDD from 1.65 V to 1.95 V. Figure 30 shows voltage levels for the digital input and output pins.



Figure 30. Digital Voltage Levels as per the JESD8-7A Standard

8 Detailed Description

8.1 Overview

The ADS7039-Q1 is an ultra-low-power, miniature analog-to-digital converter (ADC) that supports a wide analog input range. The analog input range for the device is defined by the AVDD supply voltage. The device samples the input voltage across the AINP and AINM pins on the \overline{CS} falling edge and starts the conversion. The clock provided on the SCLK pin is used for conversion and data transfer. During conversions, both the AINP and AINM pins are disconnected from the sampling circuit. After the conversion completes, the sampling capacitors are reconnected across the AINP and AINM pins and the ADS7039-Q1 enters acquisition phase.

The device has an internal offset calibration. The offset calibration can be initiated by the user either on power-up or during normal operation; see the *Offset Calibration* section for more details.

The device also provides a simple serial interface to the host controller and operates over a wide range of digital power supplies. The ADS7039-Q1 requires only a 28-MHz SCLK for supporting a throughput of 2 MSPS. The digital interface also complies with the JESD8-7A (normal range) standard. The *Functional Block Diagram* section provides a block diagram of the device.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Reference

The device uses the analog supply voltage (AVDD) as a reference, as shown in Figure 31. The AVDD pin is recommended to be decoupled with a 3.3- μ F, low equivalent series resistance (ESR) ceramic capacitor.. The AVDD pin functions as a switched capacitor load to the source powering AVDD. The decoupling capacitor provides the instantaneous charge required by the internal circuit and helps in maintaining a stable dc voltage on the AVDD pin. The AVDD pin is recommended to be powered with a low output impedance and low-noise regulator (such as the TPS73230).



Figure 31. Reference for the Device



Feature Description (continued)

8.3.2 Analog Input

The device supports single-ended analog inputs. The ADC samples the difference between AINP and AINM and converts for this voltage. The device is capable of accepting a signal from –100 mV to 100 mV on the AINM input and is useful in systems where the sensor or signal-conditioning block is far from the ADC. In such a scenario, there can be a difference between the ground potential of the sensor or signal conditioner and the ADC ground. In such cases, use separate wires to connect the ground of the sensor or signal conditioner to the AINM pin. The AINP input is capable of accepting signals from 0 V to AVDD. Figure 32 represents the equivalent analog input circuits for the sampling stage. The device has a low-pass filter followed by the sampling switch and sampling capacitor. The sampling switch is represented by an R_S (typically 50 Ω) resistor in series with an ideal switch and C_S (typically 15 pF) is the sampling capacitor. The ESD diodes are connected from both analog inputs to AVDD and ground.



Figure 32. Equivalent Input Circuit for the Sampling Stage

The analog input full-scale range (FSR) is equal to the reference voltage of the ADC. The reference voltage for the device is equal to the analog supply voltage (AVDD). Thus, the device FSR can be determined by Equation 1:

(1)



Feature Description (continued)

8.3.3 ADC Transfer Function

The device output is in straight binary format. The device resolution for a single-ended input can be computed by Equation 2:

 $1 \text{ LSB} = V_{\text{REF}} / 2^{\text{N}}$

where:

- $V_{REF} = AVDD$ and
- N = 10

(2)

Figure 33 and Table 1 show the ideal transfer characteristics for the device.



Single-Ended Analog Input (AINP – AINM)



Table 1. Tr	ransfer Cha	racteristics
-------------	-------------	--------------

INPUT VOLTAGE (AINP – AINM)	CODE	DESCRIPTION	IDEAL OUTPUT CODE (HEX)
≤1 LSB	NFSC	Negative full-scale code	000
1 LSB to 2 LSBs	NFSC + 1	_	001
(V _{REF} / 2) to (V _{REF} / 2) + 1 LSB	MC	Mid code	200
$(V_{REF} / 2)$ + 1 LSB to $(V_{REF} / 2)$ + 2 LSBs	MC + 1	_	201
≥ V _{REF} – 1 LSB	PFSC	Positive full-scale code	3FF

ADS7039-Q1

ZHCSFX8A - JANUARY 2017 - REVISED AUGUST 2017



8.3.4 Serial Interface

The device supports a simple, SPI-compatible interface to the external host. The \overline{CS} signal defines one conversion and serial transfer frame. A frame starts with a \overline{CS} falling edge and ends with a \overline{CS} rising edge. The SDO pin outputs the ADC conversion results. Figure 34 shows a detailed timing diagram for the serial interface. A minimum delay of t_{SU_CSCK} must elapse between the \overline{CS} falling edge and the first SCLK falling edge. The device uses the clock provided on the SCLK pin for conversion and data transfer. The conversion result is available on the SDO pin on the \overline{CS} falling edge. Subsequent bits of the conversion result. The first zero is launched on the SDO pin on the \overline{CS} falling edge. Subsequent bits (starting with another 0 followed by the conversion result) are launched on the SDO pin on subsequent SCLK falling edges. The SDO output remains low after 12 SCLKs. A \overline{CS} rising edge ends the frame and brings the serial data bus to tri-state. For acquisition of the next sample, a minimum time of t_{ACQ} must be provided after the conversion of the current sample is completed. For details on timing specifications, see the *Timing Requirements* table.

The device initiates an offset calibration on the first \overline{CS} falling edge after power-up and the SDO output remains low during the first serial transfer frame after power-up. For further details, see the *Offset Calibration* section.



Figure 34. Serial Interface Timing Diagram



8.4 Device Functional Modes

8.4.1 Offset Calibration

The ADS7039-Q1 includes a feature to calibrate the device internal offset. During offset calibration, the analog input pins (AINP and AINM) are disconnected from the sampling stage. The device includes an internal offset calibration register (OCR) that stores the offset calibration result. The OCR is an internal register and cannot be accessed by the user through the serial interface. The OCR is reset to zero on power-up. Therefore, it is recommended to calibrate the offset on power-up in order to bring the offset error within the specified limits. If the operating temperature or analog supply voltage reflect a significant change, the offset can be recalibrated during normal operation. Figure 35 shows the offset calibration process.



- (1) See the *Timing Requirements* section for timing specifications.
- (2) See the Offset Calibration During Normal Operation section for details.
- (3) See the Offset Calibration on Power-Up section for details.
- (4) The power recycle on the AVDD supply is required to reset the offset calibration and to bring the device to a power-up state.

Figure 35. Offset Calibration



Device Functional Modes (continued)

8.4.1.1 Offset Calibration on Power-Up

The device initiates offset calibration on the first \overline{CS} falling edge after <u>power-up</u> and calibration completes if the \overline{CS} pin remains low for at least 16 SCLK falling edges after the first \overline{CS} falling edge. The SDO output remains low during calibration. The minimum acquisition time must be provided after calibration for acquiring the first sample. If the device is not provided with at least 16 SCLKs during the first serial transfer frame after power-up, the OCR is not updated. Table 2 provides the timing parameters for offset calibration on power-up.

For subsequent samples, the device adjusts the conversion results with the value stored in the OCR. The conversion result adjusted with the value stored in OCR is provided by the device on the SDO output. Figure 36 shows the timing diagram for offset calibration on power-up.

		MIN	TYP	MAX	UNIT
f _{CLK-CAL}	SCLK frequency for calibration			14	MHz
t _{POWERUP-CAL}	Calibration time at power-up	15 × t _{SCLK}			ns
t _{ACQ}	Acquisition time	120			ns
t _{PH_CS}	CS high time	t _{ACQ}			ns
t _{su_cscк}	Setup time: CS falling to SCLK falling	12			ns
t _{D_CKCS}	Delay time: last SCLK falling to $\overline{\text{CS}}$ rising	10			ns

Table 2. Offset Calibration on Power-Up



Figure 36. Offset Calibration on Power-Up Timing Diagram



8.4.1.2 Offset Calibration During Normal Operation

Offset calibration can be done during normal device operation if at least 32 SCLK falling edges are provided in one serial transfer frame. During the first 12 SCLKs, the device converts the sample acquired on the CS falling edge and provides data on the SDO output. The device initiates the offset calibration on the 17th SCLK falling edge and calibration completes on the 32nd SCLK falling edge. The SDO output remains low after the 12th SCLK falling edge and SDO goes to tri-state after CS goes high. If the device is provided with less than 32 SCLKs during a serial transfer frame, the OCR is not updated. Table 3 provides the timing parameters for offset calibration during normal operation.

For subsequent samples, the device adjusts the conversion results with the value stored in the OCR. The conversion result adjusted with the value stored in the OCR is provided by the device on the SDO output. Figure 37 shows the timing diagram for offset calibration during normal operation.

		MIN	TYP	MAX	UNIT
f _{CLK-CAL}	SCLK frequency for calibration			14	MHz
t _{CAL}	Calibration time during normal operation	15 × t _{SCLK}			ns
t _{ACQ}	Acquisition time	120			ns
t _{PH_CS}	CS high time	t _{ACQ}			ns
t _{su_cscк}	Setup time: CS falling to SCLK falling	12			ns
t _{D_CKCS}	Delay time: last SCLK falling to \overline{CS} rising	10			ns

Table 3. Offset Calibration During Normal Operation



Data for Sample N

Figure 37. Offset Calibration During Normal Operation Timing Diagram



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The two primary circuits required to maximize the performance of a SAR ADC are the input driver and the reference driver circuits. This section details some general principles for designing the input driver circuit, reference driver circuit, and provides some application circuits designed for the ADS7039-Q1.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 38. Single-Supply DAQ with the ADS7039-Q1

9.2.1 Design Requirements

The goal of this application is to design a single-supply digital acquisition (DAQ) circuit based on the ADS7039-Q1 with SNR greater than 61 dB and THD less than -75 dB for input frequencies of 2 kHz at a throughput of 2 MSPS.

9.2.2 Detailed Design Procedure

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a charge kickback filter. Careful design of the front-end circuit is critical to meet the linearity and noise performance of a high-precision ADC.



Typical Application (continued)

9.2.2.1 Low Distortion Charge Kickback Filter Design

Figure 39 shows the input circuit of a typical SAR ADC. During the acquisition phase, the SW switch closes and connects the sampling capacitor (C_{SH}) to the input driver circuit. This action introduces a transient on the input pins of the SAR ADC. An ideal amplifier with 0 Ω of output impedance and infinite current drive can settle this transient in zero time. For a real amplifier with non-zero output impedance and finite drive strength, this switched capacitor load can create stability issues.



Figure 39. Charge Kickback Filter

For ac signals, the filter bandwidth must be kept low to band limit the noise fed into the ADC input, thereby increasing the SNR of the system. Besides filtering the noise from the front-end drive circuitry, the RC filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} , is connected across the ADC inputs. This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. As a rule of thumb, the value of this capacitor is at least 20 times the specified value of the ADC sampling capacitance. For this device, the input sampling capacitance is equal to 15 pF. Thus, the value of C_{FLT} is greater than 300 pF. Select a COG- or NPO-type capacitor because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.

Note that driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design.

The input amplifier bandwidth is typically much higher than the cutoff frequency of the antialiasing filter. Thus, a SPICE simulation is strongly recommended to be performed to confirm that the amplifier has more than 40° phase margin with the selected filter. Simulation is critical because even with high-bandwidth amplifiers, some amplifiers can require more bandwidth than others to drive similar filters.



Typical Application (continued)

9.2.2.2 Input Amplifier Selection

To achieve a SINAD greater than 61 dB, the operational amplifier must have high bandwidth in order to settle the input signal within the acquisition time of the ADC. The operational amplifier must have low noise to keep the total system noise below 20% of the input-referred noise of the ADC. For the application circuit illustrated in Figure 38, the OPA365-Q1 is selected for its high bandwidth (50 MHz) and low noise ($4.5 \text{ nV}/\sqrt{\text{Hz}}$).

For a step-by-step design procedure for a low-power, small form-factor digital acquisition (DAQ) circuit based on similar SAR ADCs, see the *Three 12-Bit Data Acquisition Reference Designs Optimized for Low Power and Ultra-Small Form Factor* TI Precision Design.

9.2.2.3 Reference Circuit

The analog supply voltage of the device is also used as a voltage reference for conversion. The AVDD pin is recommended to be decoupled with a 3.3- μ F, low-ESR ceramic capacitor.

9.2.3 Application Curve

Figure 40 shows the FFT plot for the ADS7039-Q1 with a 2-kHz input frequency used for the circuit in Figure 38.



SNR = 70.6 dB, THD = -86 dB, SINAD = 70.2 dB, number of samples = 32768

Figure 40. Test Results for the ADS7039-Q1 and OPA365-Q1 for a 2-kHz Input



10 Power Supply Recommendations

10.1 AVDD and DVDD Supply Recommendations

The ADS7039-Q1 has two separate power supplies: AVDD and DVDD. The device operates on AVDD; DVDD is used for the interface circuits. AVDD and DVDD can be independently set to any value within the permissible ranges. The AVDD supply also defines the full-scale input range of the device. Always set the AVDD supply to be greater than or equal to the maximum input signal to avoid saturation of codes. Decouple the AVDD and DVDD pins individually with 3.3- μ F ceramic decoupling capacitors, as shown in Figure 41.



Figure 41. Power-Supply Decoupling

10.2 Estimating Digital Power Consumption

The current consumption from the DVDD supply depends on the DVDD voltage, load capacitance on the SDO line, and the output code. The load capacitance on the SDO line is charged by the current from the SDO pin on every rising edge of the data output and is discharged on every falling edge of the data output. The current consumed by the device from the DVDD supply can be calculated by Equation 3:

 $\mathsf{I}_{\mathsf{DVDD}} = \mathsf{C} \times \mathsf{V} \times \mathsf{f}$

where:

- C = Load capacitance on the SDO line
- V = DVDD supply voltage and
- f = Number of transitions on the SDO output

(3)

The number of transitions on the SDO output depends on the output code, and thus changes with the analog input. The maximum value of f occurs when data output on SDO change at every SCLK. SDO data changing at every SCLK results in an output code of 3AAh or 155h. For an output code of 3AAh or 155h at a 2-MSPS throughput, the frequency of transitions on the SDO output is 10 MHz.

For the current consumption to remain at the lowest possible value, keep the DVDD supply at the lowest permissible value and keep the capacitance on the SDO line as low as possible.

10.3 Optimizing Power Consumed by the Device

- Keep the analog supply voltage (AVDD) as close as possible to the analog input voltage. Set AVDD to be greater than or equal to the analog input voltage of the device.
- Keep the digital supply voltage (DVDD) at the lowest permissible value.
- Reduce the load capacitance on the SDO output.
- Run the device at the optimum throughput. Power consumption reduces with throughput.

ADS7039-Q1 ZHCSFX8A – JANUARY 2017 – REVISED AUGUST 2017 TEXAS INSTRUMENTS

www.ti.com.cn

11 Layout

11.1 Layout Guidelines

Figure 42 shows a board layout example for the ADS7039-Q1.

Some of the key considerations for an optimum layout with this device are:

- Use a ground plane underneath the device and partition the printed circuit board (PCB) into analog and digital sections.
- Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference input signals away from noise sources.
- The power sources to the device must be clean and well-bypassed. Use 2.2-μF ceramic bypass capacitors in close proximity to the analog (AVDD) and digital (DVDD) power-supply pins.
- Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors.
- Connect ground pins to the ground plane using short, low-impedance path.
- Place the fly-wheel RC filters components close to the device.

Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.

11.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 42. Example Layout



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

- 《TPS732xx 具有反向电流保护功能的无电容 NMOS、250mA 低压降稳压器》
- 《专为低功耗和超小型特性进行优化的三项 12 位数据采集参考设计》TI 高精度设计
- OPAx314 3MHz、低功耗、低噪声、RRIO、1.8V CMOS运算放大器
- 《OPAx365-Q1 50MHz 低失真、高 CMRR、轨到轨 I/O 单电源运算放大器》

12.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com 上的器件产品文件夹。请单击右上角的通知我进行注册,即可收到所有的 产品更改信息每周摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械封装、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据如有变更, 恕 不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



31-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS7039QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	17UT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7039QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

31-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7039QDCURQ1	VSSOP	DCU	8	3000	223.0	270.0	35.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且 应全权 负责并确保 应用的安全性,及设计人员的 应用 (包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计 人员就自己设计的 应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1)预见故障的危险后果,(2)监视故障及其后 果,以及 (3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何 应用前,将彻底测试该等 应用 和 该等应用中所用 TI 产品的 功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了TI产品的应用,如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的TI资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定TI资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时,才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或 其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限 于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务 的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权 的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡 发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或 与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关 的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔 偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的 应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将 任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是 指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设 备)。此类设备包括但不限于,美国食品药品监督管理局认定为 Ⅲ 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的 所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的 应用选择适合的产品,并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。 设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司