

ADS891xB 18 位集成参考缓冲区、 集成 LDO 和 multiSPI™ 数字接口的高速 SAR ADC

1 特性

- 分辨率：18 位
- 无延迟输出的高采样率：
 - ADS8910B：1MSPS
 - ADS8912B：500kSPS
 - ADS8914B：250kSPS
- 集成 LDO 支持单电源运行
- 突发模式允许可实现精准的首次采样
- 出色的交流和直流性能：
 - 信噪比 (SNR)：102.5dB，总谐波失真 (THD)：-125dB
 - 积分非线性 (INL)：±0.5 最低有效位 (LSB) (典型值)，±1.5 LSB (最大值)
 - 微分非线性 (DNL)：±0.5 LSB (最大值)，18 位无丢码 (NMC)
- 宽输入范围：
 - 单极差分输入范围：±V_{REF}
 - V_{REF} 输入范围：2.5V 至 5V
- 单电源低功耗运行 (包括内部参考缓冲区和 LDO)
 - ADS8910B：1MSPS 下为 21mW
 - ADS8912B：500kSPS 下为 16mW
 - ADS8914B：250kSPS 下为 14mW
- multiSPI™ 数字接口
- 扩展温度范围：-40°C 至 +125°C
- 小型封装：4mm × 4mm 超薄四方扁平无引线 (VQFN) 封装

2 应用

- 测试和测量
- 医疗成像
- 高精度、高速数据采集

3 说明

ADS8910B、ADS8912B 和 ADS8914B (ADS891xB) 属于引脚兼容的高速、高精度、基于逐次逼近寄存器 (SAR) 的模数转换器 (ADC) 系列，集成了参考缓冲区和低压降稳压器 (LDO)。这些器件在典型工作条件下支持符合 ±0.5 LSB INL 和 102.5dB SNR 规范的单极全差分模拟量输入信号。

集成 LDO 支持低功耗单电源运行。集成参考缓冲区支持在突发模式下采集数据，以 18 位精度进行首次采样。支持 2.5V 到 5V 的外部基准电压，提供广泛的输入范围选择，无需额外调节输入。

集成 multiSPI 数字接口向后兼容传统 SPI 协议。此外，可配置特性简化了电路板布局、时序和固件，支持以较低时钟速度实现高吞吐量。multiSPI 数字接口支持轻松连接各种微控制器、数字信号处理器 (DSP) 和现场可编程门阵列 (FPGA)。

ADS891xB 系列采用节省空间的 4mm × 4mm 超薄四方扁平无引线 (VQFN) 封装，工作温度范围为 -40°C 到 +125°C。


器件信息

| 器件编号 | 封装 | 封装尺寸 (标称值) |
|----------|-----------|-----------------|
| ADS891xB | VQFN (24) | 4.00mm x 4.00mm |

(1) 要了解所有可用封装，请参见数据表末尾的封装选项附录。



多种 ADC 设计



目录

| | | | | | |
|----------|--|-----------|-----------|---|-----------|
| 1 | 特性 | 1 | 7.5 | Programming..... | 26 |
| 2 | 应用 | 1 | 7.6 | Register Maps | 50 |
| 3 | 说明 | 1 | 8 | Application and Implementation | 56 |
| 4 | 修订历史记录 | 3 | 8.1 | Application Information..... | 56 |
| 5 | Pin Configuration and Functions | 4 | 8.2 | Typical Application | 59 |
| 6 | Specifications..... | 6 | 9 | Power-Supply Recommendations..... | 61 |
| 6.1 | Absolute Maximum Ratings | 6 | 10 | Layout..... | 62 |
| 6.2 | ESD Ratings..... | 6 | 10.1 | Layout Guidelines | 62 |
| 6.3 | Recommended Operating Conditions..... | 6 | 10.2 | Layout Example | 63 |
| 6.4 | Thermal Information | 6 | 11 | 器件和文档支持 | 64 |
| 6.5 | Electrical Characteristics..... | 7 | 11.1 | 文档支持 | 64 |
| 6.6 | Timing Requirements | 9 | 11.2 | 相关链接 | 64 |
| 6.7 | Switching Characteristics | 10 | 11.3 | 接收文档更新通知 | 64 |
| 6.8 | Typical Characteristics | 14 | 11.4 | 社区资源 | 64 |
| 7 | Detailed Description | 18 | 11.5 | 商标 | 64 |
| 7.1 | Overview | 18 | 11.6 | 静电放电警告 | 64 |
| 7.2 | Functional Block Diagram | 18 | 11.7 | Glossary | 64 |
| 7.3 | Feature Description..... | 19 | 12 | 机械、封装和可订购信息..... | 65 |
| 7.4 | Device Functional Modes..... | 24 | | | |


4 修订历史记录

Changes from Original (June 2016) to Revision A

Page

| | | |
|---|------------------------|----------|
| • | 已从“产品预览”改为“量产数据” | 1 |
|---|------------------------|----------|

5 Pin Configuration and Functions



Pin Functions

| PIN | | FUNCTION | DESCRIPTION |
|------------------|--------|---------------------|---|
| NAME | NO. | | |
| AINM | 10 | Analog input | Negative analog input |
| AINP | 9 | Analog input | Positive analog input |
| \overline{CS} | 24 | Digital input | Chip-select input pin; active low The device takes control of the data bus when \overline{CS} is low. The SDO-x pins go to Hi-Z when \overline{CS} is high. |
| CONVST | 1 | Digital input | Conversion start input pin. A CONVST rising edge brings the device from ACQ state to CNV state. |
| DECAP | 13, 14 | Power supply | Place decoupling capacitor here for internal power supply. Short pin 13 and 14 together. |
| DVDD | 16 | Power supply | Interface power supply pin |
| GND | 11, 15 | Power supply | Ground |
| NC | 6 | No connection | Float these pins; no external connection. |
| REFBUFOUT | 5, 7 | Analog input/output | Reference buffer output, ADC reference input. Short pin 5 and 7 together. |
| REFIN | 3 | Analog input | Reference voltage input |
| REFM | 4, 8 | Analog input | Reference ground potential |
| \overline{RST} | 2 | Digital input | Asynchronous reset input pin. A low pulse on the \overline{RST} pin resets the device. All register bits return to the default state. |
| RVDD | 12 | Power supply | Analog power supply pin. |
| RVS | 21 | Digital output | Multifunction output pin. With \overline{CS} held high, RVS reflects the status of the internal ADCST signal. With \overline{CS} low, the status of RVS depends on the output protocol selection. |
| SCLK | 23 | Digital input | Clock input pin for the serial interface. All system-synchronous data transfer protocols are timed with respect to the SCLK signal. |
| SDI | 22 | Digital input | Serial data input pin. This pin is used to feed data or commands into the device. |

Pin Functions (continued)

| PIN | | FUNCTION | DESCRIPTION |
|-------------|-----|----------------|---|
| NAME | NO. | | |
| SDO-0 | 20 | Digital output | Serial communication pin: data output 0 |
| SDO-1 | 19 | Digital output | Serial communication pin: data output 1 |
| SDO-2 | 18 | Digital output | Serial communication pin: data output 2 |
| SDO-3 | 17 | Digital output | Serial communication pin: data output 3 |
| Thermal pad | | Supply | Exposed thermal pad; connect to GND. |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | MIN | MAX | UNIT |
|--|------|------------------------|------|
| RV _{DD} to GND | -0.3 | 7 | V |
| DV _{DD} to GND | -0.3 | 7 | V |
| REFIN to REFM | -0.3 | RV _{DD} + 0.3 | V |
| REFM to GND | -0.1 | 0.1 | V |
| Analog Input (A _{INP} , A _{INM}) to GND | -0.3 | V _{REF} + 0.3 | V |
| Digital input ($\overline{\text{RST}}$, CONVST, $\overline{\text{CS}}$, SCLK, SDI) to GND | -0.3 | DV _{DD} + 0.3 | V |
| Digital output (READY, SDO-0, SDO-1, SDO-2, SDO-3) to GND | -0.3 | DV _{DD} + 0.3 | V |
| Analog Input (A _{INP} , A _{INM}) to RV _{DD} and GND | -130 | 130 | mA |
| Operating free-air temperature, T _A | -40 | 125 | °C |
| Storage temperature, T _{stg} | -65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±500 |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|---------------------|---|----------------------|------|------------------------|------|
| RV _{DD} | Analog supply voltage (RV _{DD} to AGND) | 3 | 5 | 5.5 | V |
| DV _{DD} | Digital supply voltage (DV _{DD} to AGND) | Operating | 3 | 5.5 | V |
| | | Specified throughput | 2.35 | 3 | |
| V _{REF} | Reference input voltage on REFIN | 2.5 | | RV _{DD} - 0.3 | V |
| C _{REFBUF} | External ceramic decoupling capacitor | 10 | 22 | | µF |
| R _{ESR} | External series resistor | 0 | 1 | 1.3 | Ω |
| T _A | Specified free-air operating temperature | -40 | 25 | 125 | °C |

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | ADS891xB | UNITS |
|-------------------------------|--|------------|-------|
| | | RGE (VQFN) | |
| | | 24 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 31.9 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 29.9 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 8.9 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 0.3 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 8.9 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | 2.0 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

At $V_{DD} = 5.5\text{ V}$, $DV_{DD} = 2.35\text{ V}$ to 3.6 V , $V_{REF} = 5\text{ V}$, and maximum throughput (unless otherwise noted). Minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|--|-----------------------|---------------|-----------------------|------------------------------|
| ANALOG INPUT | | | | | | |
| FSR | Full-scale input range (AINP – AINM) | | $-V_{REF}$ | | V_{REF} | V |
| V_{IN} | Absolute input voltage (AINP and AINM to REFM) | | 0 | | V_{REF} | V |
| V_{CM} | Common-mode voltage (AINP + AINM) / 2 | | $(V_{REF} / 2) - 0.1$ | $V_{REF} / 2$ | $(V_{REF} / 2) + 0.1$ | V |
| C_{IN} | Input capacitance | Sample mode | | 60 | | pF |
| | | Hold mode | | 4 | | pF |
| VOLTAGE REFERENCE INPUT (REFIN) | | | | | | |
| I_{REF} | Reference input current | $V_{REF} = 5\text{ V}$ | | 0.1 | 1 | μA |
| C_{REF} | Internal capacitance | | | 10 | | pF |
| REFERENCE BUFFER OUTPUT (REFBUFOUT) | | | | | | |
| $V_{(RO)}$ | Reference buffer offset voltage ($V_{REFBUFOUT} - V_{REF}$) | With EN_MARG = 0b ⁽¹⁾ | -250 | | 250 | μV |
| C_{REFBUF} | External ceramic decoupling capacitor | | 10 | 22 | | μF |
| R_{ESR} | External series resistor | | 0 | 1 | 1.3 | Ω |
| I_{SHRT} | Short-circuit current | | | 30 | | mA |
| | Margining range | With EN_MARG = 1b ⁽¹⁾ | | ± 4.5 | | mV |
| | Margining resolution | With EN_MARG = 1b ⁽¹⁾ | | 280 | | μV |
| DC ACCURACY⁽²⁾ ($C_{REFBUF} = 22\ \mu\text{F}$, $R_{ESR} = 1\ \Omega$) | | | | | | |
| | Resolution | | | 18 | | Bits |
| NMC | No missing codes | | 18 | | | Bits |
| INL | Integral nonlinearity | | -1.5 | ± 0.5 | 1.5 | LSB ⁽³⁾ |
| DNL | Differential nonlinearity | | -0.5 | ± 0.2 | 0.5 | LSB ⁽³⁾ |
| $E_{(IO)}$ | Input offset error | $T_A = 25^\circ\text{C}$ ⁽⁴⁾ | -3 | ± 0.5 | 3 | LSB ⁽³⁾ |
| | | $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ⁽⁴⁾ | -20 | ± 3 | 20 | |
| dV_{OS}/dT | Input offset thermal drift | | | 10 | | $\mu\text{V}/^\circ\text{C}$ |
| G_E | Gain error | EN_MARG = 0b ⁽¹⁾⁽⁵⁾ | -0.02 | ± 0.005 | 0.02 | %FSR |
| dG_E/dT | Gain error thermal drift | EN_MARG = 0b ⁽¹⁾⁽⁵⁾ | | 2.5 | | ppm/ $^\circ\text{C}$ |
| TNS | Transition noise | | | 0.72 | | LSB ⁽³⁾ |
| | First output code deviation for burst-mode data acquisition | See Reference Buffer Module | -3 | | 3 | TNS |
| CMRR | Common-mode rejection ratio | dc to 20 kHz | | 80 | | dB |
| AC ACCURACY⁽²⁾⁽⁶⁾ ($C_{REFBUF} = 22\ \mu\text{F}$, $R_{ESR} = 1\ \Omega$) | | | | | | |
| SINAD | Signal-to-noise + distortion | $f_{IN} = 2\text{ kHz}$ | 100 | 102.48 | | dB |
| SNR | Signal-to-noise ratio | $f_{IN} = 2\text{ kHz}$ | 101 | 102.5 | | dB |
| THD | Total harmonic distortion | $f_{IN} = 2\text{ kHz}$ | | -125 | | dB |
| SFDR | Spurious-free dynamic range | | | 125 | | dB |

(1) See the [REF_MRG Register](#).

(2) While operating with internal reference buffer and LDO.

(3) LSB = least-significant bit. 1 LSB at 18-bit resolution is approximately 3.8 ppm.

(4) For selected V_{REF} , see the [OFST_CAL Register](#).

(5) Includes internal reference buffer errors and drifts.

(6) For $V_{IN} = -0.1\text{ dBFS}$.

Electrical Characteristics (continued)

At $V_{DD} = 5.5\text{ V}$, $DV_{DD} = 2.35\text{ V}$ to 3.6 V , $V_{REF} = 5\text{ V}$, and maximum throughput (unless otherwise noted).
Minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|---------------|------------|-----------------|---------------|
| SAMPLING DYNAMICS | | | | | |
| Aperture delay | | | 4 | | ns |
| t_{j-rms} Aperture jitter | | | 2 | | ps RMS |
| $f_{3-DB(\text{small})}$ Small-signal bandwidth | | | 23 | | MHz |
| LDO OUTPUT (DECAP) | | | | | |
| V_{LDO} LDO output voltage (DECAP pins) | | | 2.85 | | V |
| C_{LDO} External ceramic capacitor on DECAP pins | | 1 | | | μF |
| t_{PU_LDO} LDO power-up time | $C_{LDO} = 1\ \mu\text{F}$, $RV_{DD} > V_{LDO}$ | | 1 | | ms |
| $I_{SHRT-LDO}$ Short-circuit current | | | 100 | | mA |
| DIGITAL INPUTS | | | | | |
| V_{IH} High-level input voltage | $1.65\text{ V} < DV_{DD} < 2.3\text{ V}$ | $0.8 DV_{DD}$ | | $DV_{DD} + 0.3$ | V |
| | $2.3\text{ V} < DV_{DD} < 3.6\text{ V}$ | $0.7 DV_{DD}$ | | $DV_{DD} + 0.3$ | |
| V_{IL} Low-level input voltage | $1.65\text{ V} < DV_{DD} < 2.3\text{ V}$ | -0.3 | | $0.2 DV_{DD}$ | V |
| | $2.3\text{ V} < DV_{DD} < 3.6\text{ V}$ | -0.3 | | $0.3 DV_{DD}$ | |
| Input current | | | ± 0.01 | 0.1 | μA |
| DIGITAL OUTPUTS | | | | | |
| V_{OH} High-level output voltage | $I_{OH} = 500\text{-}\mu\text{A}$ source | $0.8 DV_{DD}$ | | DV_{DD} | V |
| V_{OL} Low-level output voltage | $I_{OH} = 500\text{-}\mu\text{A}$ sink | 0 | | $0.2 DV_{DD}$ | V |
| POWER SUPPLY | | | | | |
| I_{RVDD} Analog supply current | ADS8910B at $RV_{DD} = 5\text{ V}$, 1-MSPS | | 4.2 | 5.8 | mA |
| | ADS8912B at $RV_{DD} = 5\text{ V}$, 500-KSPS | | 3.2 | 4 | mA |
| | ADS8914B at $RV_{DD} = 5\text{ V}$, 250-KSPS | | 2.8 | 3.6 | mA |
| | Static, no conversion | | | 970 | μA |
| | Static, PD_ADC = 1b ⁽⁷⁾ | | | 900 | μA |
| | Static, PD_REFBUF = 1b ⁽⁷⁾ | | | 120 | μA |
| | Static, PD_ADC = 1b and PD_REFBUF = 1b ⁽⁷⁾ | | | 40 | μA |
| I_{DVDD} Digital supply current | $DV_{DD} = 3\text{ V}$, $C_{LOAD} = 10\text{ pF}$, no conversion | | 1 | | μA |
| P_{RVDD} Power dissipation | ADS8910B at $RV_{DD} = 5\text{ V}$, 1-MSPS | | 21 | 29 | mW |
| | ADS8912B at $RV_{DD} = 5\text{ V}$, 500-KSPS | | 16 | 20 | |
| | ADS8914B at $RV_{DD} = 5\text{ V}$, 250-KSPS | | 14 | 18 | |

(7) See the [PD_CNTL Register](#).

6.6 Timing Requirements

| | | MIN | TYP | MAX | UNIT | TIMING DIAGRAM |
|---|---|----------------------|------|------|------------------|---|
| CONVERSION CYCLE | | | | | | |
| f_{cycle} | Sampling frequency | ADS8910B | | 1000 | kHz | Figure 1 |
| | | ADS8912B | | 500 | | |
| | | ADS8914B | | 250 | | |
| t_{cycle} | ADC cycle-time period | ADS8910B | 1 | | μs | |
| | | ADS8912B | 2 | | | |
| | | ADS8914B | 4 | | | |
| $t_{\text{wh_CONVST}}$ | Pulse duration: CONVST high | 30 | | | ns | |
| $t_{\text{wl_CONVST}}$ | Pulse duration: CONVST low | 30 | | | ns | |
| t_{acq} | Acquisition time | 300 | | | ns | |
| $t_{\text{qt_acq}}$ | Quiet acquisition time | 30 | | | ns | Figure 41, see Data Transfer Protocols |
| $t_{\text{d_onvcap}}$ | Quiet aperture time | 20 | | | ns | |
| ASYNCHRONOUS RESET, AND LOW POWER MODES | | | | | | |
| $t_{\text{wl_RST}}$ | Pulse duration: $\overline{\text{RST}}$ low | 100 | | | ns | Figure 2 |
| SPI-COMPATIBLE SERIAL INTERFACE | | | | | | |
| f_{CLK} | Serial clock frequency | | | 70 | MHz | Figure 3 |
| t_{CLK} | Serial clock time period | 14.3 | | | ns | |
| $t_{\text{ph_CK}}$ | SCLK high time | 0.45 | | 0.55 | t_{CLK} | Figure 3 |
| $t_{\text{pl_CK}}$ | SCLK low time | 0.45 | | 0.55 | t_{CLK} | |
| $t_{\text{su_CSCK}}$ | Setup time: $\overline{\text{CS}}$ falling to the first SCLK capture edge | 12 | | | ns | |
| $t_{\text{su_CKDI}}$ | Setup time: SDI data valid to the SCLK capture edge | 1.5 | | | ns | |
| $t_{\text{ht_CKDI}}$ | Hold time: SCLK capture edge to (previous) data valid on SDI | 1 | | | ns | |
| $t_{\text{ht_CKCS}}$ | Delay time: last SCLK falling to $\overline{\text{CS}}$ rising | 7 | | | ns | |
| SOURCE-SYNCHRONOUS SERIAL INTERFACE (External Clock) | | | | | | |
| f_{CLK} | Serial clock frequency | SDR (DATA_RATE = 0b) | | 70 | MHz | Figure 4, see Data Transfer Protocols |
| | | DDR (DATA_RATE = 1b) | | 35 | | |
| t_{CLK} | Serial clock time period | SDR (DATA_RATE = 0b) | 14.3 | | ns | |
| | | DDR (DATA_RATE = 1b) | 28.6 | | | |

6.7 Switching Characteristics

At $V_{DD} = 5.5\text{ V}$, $DV_{DD} = 2.35\text{ V}$ to 3.6 V , $V_{REF} = 5\text{ V}$, and maximum throughput (unless otherwise noted). Minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$.

| PARAMETER | | MIN | TYP | MAX | UNIT | TIMING DIAGRAM |
|---|---|--------------------------|------|------|-----------|----------------------------|
| CONVERSION CYCLE | | | | | | |
| t_{conv} | Conversion time | ADS8910B | | 640 | ns | Figure 1 |
| | | ADS8912B | 1100 | 1200 | | |
| | | ADS8914B | 2400 | 2500 | | |
| ASYNCHRONOUS RESET, AND LOW POWER MODES | | | | | | |
| t_{d_rst} | Delay time: $\overline{\text{RST}}$ rising to RVS rising | | | 3 | ms | Figure 2 |
| t_{PU_ADC} | Power-up time for converter module | 1 | | | ms | See PD_CNTL Register |
| t_{PU_REFBUF} | Power-up time for internal reference buffer, $C_{REFBUF} = 22\ \mu\text{F}$ | 10 | | | ms | |
| t_{PU_Device} | Power-up time for device $C_{LDO} = 1\ \mu\text{F}$, $C_{REFBUF} = 22\ \mu\text{F}$ | 10 | | | ms | |
| SPI-COMPATIBLE SERIAL INTERFACE | | | | | | |
| t_{den_CSDO} | Delay time: $\overline{\text{CS}}$ falling to data enable | | | 9 | ns | Figure 3 |
| t_{dz_CSDO} | Delay time: $\overline{\text{CS}}$ rising to SDO going to Hi-Z | | | 10 | ns | |
| t_{d_CKDO} | Delay time: SCLK launch edge to (next) data valid on SDO | | | 13 | ns | |
| $t_{d_CSRdy_f}$ | Delay time: $\overline{\text{CS}}$ falling to RVS falling | | | 12 | ns | Figure 4 |
| $t_{d_CSRdy_r}$ | Delay time: $\overline{\text{CS}}$ rising to RVS rising | After NOP operation | | 30 | ns | Figure 4 |
| | | After WR or RD operation | | 120 | | |
| SOURCE-SYNCHRONOUS SERIAL INTERFACE (External Clock) | | | | | | |
| $t_{d_CKSTR_r}$ | Delay time: SCLK launch edge to RVS rising | | | 13 | ns | Figure 4 |
| $t_{d_CKSTR_f}$ | Delay time: SCLK launch edge to RVS falling | | | 13 | ns | |
| $t_{off_STRDO_f}$ | Time offset: RVS falling to (next) data valid on SDO | -2 | | 2 | ns | |
| $t_{off_STRDO_r}$ | Time offset: RVS rising to (next) data valid on SDO | -2 | | 2 | ns | |
| SOURCE-SYNCHRONOUS SERIAL INTERFACE (Internal Clock) | | | | | | |
| t_{d_CSSTR} | Delay time: $\overline{\text{CS}}$ falling to RVS rising | 15 | | 50 | ns | Figure 5 |
| t_{STR} | Strobe output time period | INTCLK option | 15 | | ns | |
| | | INTCLK / 2 option | 30 | | | |
| | | INTCLK / 4 option | 60 | | | |
| t_{ph_STR} | Strobe output high time | 0.45 | | 0.55 | t_{STR} | |
| t_{pl_STR} | Strobe output low time | 0.45 | | 0.55 | t_{STR} | |




Figure 1. Conversion Cycle Timing





Figure 2. Asynchronous Reset Timing



(1) The SCLK polarity, launch edge, and capture edge depend on the SPI protocol selected.

Figure 3. SPI-Compatible Serial Interface Timing




Figure 4. Source-Synchronous Serial Interface Timing (External Clock)










Figure 5. Source-Synchronous Serial Interface Timing (Internal Clock)


6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)




Figure 18. Gain Error vs Temperature




Figure 19. Gain Error vs Reference Voltage




Figure 20. DC Input Histogram




Figure 21. Typical FFT




Figure 22. Noise Performance vs Temperature




Figure 23. Distortion Performance vs Temperature

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)




Figure 24. Noise Performance vs Reference Voltage




Figure 25. Distortion Performance vs Reference Voltage




Figure 26. Analog Supply Current vs Supply Voltage




Figure 27. Analog Supply Current vs Temperature

7 Detailed Description

7.1 Overview

The ADS891xB is a family of high-speed, successive approximation register (SAR), analog-to-digital converters (ADC) based on a charge redistribution architecture. These compact devices integrate a reference buffer and LDO, and feature high performance at a high throughput rate with low power consumption.

This device family supports unipolar, fully differential, analog input signals. The integrated reference buffer supports the burst mode of data acquisition for external reference voltages in the range 2.5 V to 5 V, and offers a wide selection of input ranges without additional input scaling.


When a conversion is initiated, the differential input between the AINP and AINM pins is sampled on the internal capacitor array. The device uses an internal clock to perform conversions. During the conversion process, both analog inputs are disconnected from the internal circuit. At the end of conversion process, the device reconnects the sampling capacitors to the AINP and AINM pins and enters an acquisition phase.

The integrated LDO allows the device to operate on a single supply, RV_{DD} . The device consumes only 21 mW, 16 mW, or 14 mW of power when operating at the rated maximum throughput of 1 MSPS, 500 kSPS, or 250 kSPS, respectively, with the internal reference buffer and LDO enabled.

The integrated multiSPI digital interface is backward-compatible with the traditional SPI protocol. Configurable features simplify board layout, timing, and firmware, and support high throughput at lower clock speeds, thus allowing an easy interface with a variety of microcontrollers, DSPs, and FPGAs.

The ADS891xB enables Test & Measurement, Medical, and Industrial applications to achieve fast, low noise, low distortion, low power data acquisition in small form factors.

7.2 Functional Block Diagram



7.3 Feature Description

From a functional perspective, the device comprises four modules: the low-dropout regulator (LDO), the reference buffer (BUF), the converter (SAR ADC), and the interface (multiSPI digital interface), as shown in the [Functional Block Diagram](#) section.

The LDO module is powered by the RV_{DD} supply, and generates the bias voltage for internal circuit blocks of the device. The reference buffer module buffers the external reference voltage source from the dynamic, capacitive switching load present of the reference pins during the conversion process. The converter module samples and converts the analog input into an equivalent digital output code. The interface module facilitates communication and data transfer between the device and the host controller.

7.3.1 LDO Module

To enable single-supply operation, the device features an internal low-dropout regulator (LDO). The LDO is powered by the RV_{DD} supply, and the output is available on the two DECAP pins. This LDO output powers the critical analog blocks within the device, and must not be used for any other external purposes.

Short the two DECAP pins together, and decouple with the GND pin by placing a 1- μ F, X7R-grade, ceramic capacitor with a 10-V rating, as shown in [Figure 28](#). There is no upper limit on the value of the decoupling capacitor; however, a larger decoupling capacitor results in higher power-up time for the device. See the [Layout](#) section for layout recommendations.




Figure 28. Internal LDO Connections

7.3.2 Reference Buffer Module

During the conversion process (in CNV state), binary-weighted capacitors are switched onto the reference pins. The switching frequency is proportional to the conversion clock frequency, but the dynamic charge requirements are a function of the absolute values of the input voltage and the reference voltage. Reference capacitors decouple the dynamic reference loads, and a low-impedance reference driver is required to keep the voltage regulated to within 1 LSB. The device features an internal reference buffer to meet this requirement.

[Figure 29](#) shows the block diagram of the internal reference buffer.




Figure 29. Internal Reference Buffer Block Diagram

Feature Description (continued)

The input range for the device is set by the external voltage applied at the REFIN pin (V_{REF}). The REFIN pin has electrostatic discharge (ESD) protection diodes to RVDD and GND pins. For minimum input offset error (see $E_{(IO)}$ specified in the [Electrical Characteristics](#)), set the REF_SEL[2:0] bits to the value closest to V_{REF} (see the OFST_CAL register).

The internal reference buffer has a typical gain of 1 V/V with minimal offset error (see $V_{(RO)}$ specified in the [Electrical Characteristics](#)), and the output of the buffer is available between the REFBUFOUT pins and the REFM pins. Set the REF_OFST[4:0] bits to add or subtract an intentional offset voltage (see the REF_MRG register).

Figure 30 shows the external connections required for the internal reference buffer.




Figure 30. External Connections for the Internal Reference Buffer

Select R_{REF_FLT} and C_{REF_FLT} to limit the broadband noise contribution from the external reference source. The device takes very little current, I_{REF} , from the REFIN pin (typically, 0.1 μ A). However, this current flows through R_{REF_FLT} and may result in additional gain error.

Short the two REFBUFOUT pins externally. Short the two REFM pins to GND externally. As shown in Figure 30, place a combination of R_{ESR} and C_{REFBUF} (see the [Electrical Characteristics](#)) between the REFBUFOUT pins and the REFM pins as close to the device as possible. See the [Layout](#) section for layout recommendations.

The device takes very little static current from the reference pins in the RST and ACQ states. Therefore, when a conversion is initiated after a long idle time (device in ACQ state), there is a sudden change in the average current taken from the reference pins for the first sample. The internal reference buffer of the ADS8910B is designed to address this step change in current, and the conversion result for the first sample is as per the datasheet specifications. Use specified values of R_{ESR} and C_{REFBUF} for optimum performance.

7.3.3 Converter Module

As shown in Figure 31, the converter module samples the analog input signal (provided between the AINP and AINM pins), compares this signal with the reference voltage (between the pair of REFBUFOUT and REFM pins), and generates an equivalent digital output code.

The converter module receives \overline{RST} and CONVST inputs from the interface module, and outputs the ADCST signal and the conversion result back to the interface module.

Feature Description (continued)




Figure 31. Converter Module

7.3.3.1 Sample-and-Hold Circuit

These devices support unipolar, fully differential, analog input signals. Figure 32 shows a small-signal equivalent circuit of the sample-and-hold circuit. Each sampling switch is represented by a resistance (R_{S1} and R_{S2} , typically $50\ \Omega$) in series with an ideal switch (SW_1 and SW_2). The sampling capacitors, C_{S1} and C_{S2} , are typically $60\ \text{pF}$.




Figure 32. Input Sampling Stage Equivalent Circuit

During the acquisition process (ACQ state), both positive and negative inputs are individually sampled on C_{S1} and C_{S2} , respectively. During the conversion process (CNV state), the device converts for the voltage difference between the two sampled values: $V_{AINP} - V_{AINM}$.

Each analog input pin has electrostatic discharge (ESD) protection diodes to REFBUFOUT and GND. Keep the analog inputs within the specified range to avoid turning the diodes on.

Equation 1 and Equation 2 show the full-scale input range (FSR) and common-mode voltage (V_{CM}), respectively, supported at the analog inputs for any external reference voltage provided on the REFIN pin (V_{REF}).

$$FSR = \pm V_{REF} \quad (1)$$

$$V_{CM} = \left(\frac{V_{REF}}{2} \right) \pm 0.1\ \text{V} \quad (2)$$

Feature Description (continued)

7.3.3.2 Internal Oscillator

The device family features an internal oscillator (OSC) that provides the conversion clock; see [Figure 31](#). Conversion duration varies, but is bounded by the minimum and maximum value of t_{conv} , as specified in the [Switching Characteristics](#) table.

The interface module uses this internal clock (OSC), an external clock (provided by the host controller on the SCLK pin), or a combination of both the internal and external clocks, to execute the data transfer operations between the device and host controller; see the [Interface Module](#) section for more details.

7.3.3.3 ADC Transfer Function

The device family supports unipolar, fully differential analog inputs. The device output is in two's complement format. [Figure 33](#) and [Table 1](#) show the ideal transfer characteristics for the device.

The least significant bit (LSB) for the ADC is given by [Equation 3](#):

$$1 \text{ LSB} = \frac{\text{FSR}}{2^{18}} = 2 \times \frac{V_{\text{REF}}}{2^{18}} \quad (3)$$




Figure 33. Differential Transfer Characteristics

Table 1. Transfer Characteristics

| DIFFERENTIAL ANALOG INPUT VOLTAGE (AINP – AINM) | OUTPUT CODE (HEX) |
|--|----------------------|
| $< -V_{\text{REF}}$ | 20000 |
| $-V_{\text{REF}} + 1 \text{ LSB}$ | 20001 |
| -1 LSB | 3FFFF |
| 0 | 00000 |
| 1 LSB | 00001 |
| $> V_{\text{REF}} - 1 \text{ LSB}$ | 1FFFF |

7.3.4 Interface Module

The interface module facilitates the communication and data transfer between the device and the host controller. As shown in [Figure 34](#), the module consists of shift registers (both input and output), configuration registers, and a protocol unit.




Figure 34. Interface Module

The [Pin Configuration and Functions](#) section provides descriptions of the interface pins. The [Data Transfer Frame](#) section details the functions of shift registers, the SCLK counter, and the command processor. The [Data Transfer Protocols](#) section details supported protocols. The [Register Maps](#) section explains the configuration registers and bit settings.

7.4 Device Functional Modes

As shown in Figure 35, this device family supports three functional states: RST, ACQ, and CNV. The device state is determined by the status of the CONVST and $\overline{\text{RST}}$ control signals provided by the host controller.




Figure 35. Device Functional States

7.4.1 RST State

The $\overline{\text{RST}}$ pin is an asynchronous digital input for the device. To enter RST state, the host controller pulls the $\overline{\text{RST}}$ pin low and keeps it low for the $t_{\text{wl_RST}}$ duration (as specified in the [Timing Requirements](#) table).

In RST state, all configuration registers (see the [Register Maps](#) section) are reset to their default values, the RVS pin remains low, and the SDO-x pins are Hi-Z.

To exit RST state, the host controller pulls the $\overline{\text{RST}}$ pin high, with CONVST and SCLK held low and $\overline{\text{CS}}$ held high, as shown in Figure 36. After a delay of $t_{\text{d_rst}}$, the device enters ACQ state and the RVS pin goes high.




Figure 36. Asynchronous Reset

To operate the device in either ACQ or CNV state, $\overline{\text{RST}}$ must be held high. With $\overline{\text{RST}}$ held high, transitions on the CONVST pin determine the functional state of the device.

Device Functional Modes (continued)

Figure 37 shows a typical conversion process. The internal ADCST signal goes low during conversion and goes high at the end of conversion. With $\overline{\text{CS}}$ held high, RVS reflects the status of ADCST.




Figure 37. Typical Conversion Process

7.4.2 ACQ State

In ACQ state, the device acquires the analog input signal. The device enters ACQ state at power-up, when coming out of power down (See the [PD Control](#) section), after any asynchronous reset, and at the end of every conversion.

An $\overline{\text{RST}}$ falling edge takes the device from ACQ state to RST state. A CONVST rising edge takes the device from ACQ state to CNV state.

7.4.3 CNV State

The device moves from ACQ state to CNV state on a rising edge of the CONVST pin. The conversion process uses an internal clock. The device ignores any further transitions on the CONVST signal until the ongoing conversion is complete (that is, during the time interval of t_{conv}).

At the end of conversion, the device enters ACQ state. The cycle time for the device is given by [Equation 4](#):

$$t_{\text{cycle-min}} = t_{\text{conv}} + t_{\text{acq-min}} \quad (4)$$

NOTE

The conversion time, t_{conv} , varies within the specified limits of $t_{\text{conv-min}}$ and $t_{\text{conv-max}}$ (as specified in the [Switching Characteristics](#) table). After initiating a conversion, the host controller must monitor for a low-to-high transition on the RVS pin or wait for the $t_{\text{conv-max}}$ duration to elapse before initiating a new operation (data transfer or conversion). If RVS is not monitored, substitute t_{conv} in [Equation 4](#) with $t_{\text{conv-max}}$.

7.5 Programming

This device family features nine configuration registers (as described in the [Register Maps](#) section). To access the internal configuration registers, these devices support the commands listed in [Table 2](#).

Table 2. Supported Commands

| B[21:17] | B[16:8] | B[7:0] | COMMAND ACRONYM | COMMAND DESCRIPTION |
|------------------------|-----------------|-----------------------|-----------------|---|
| 00000 | 000000000 | 00000000 | NOP | No operation |
| 10000 | <9-bit address> | <8-bit unmasked bits> | CLR_BITS | Clear <8-bit unmasked bits> from <9-bit address> |
| 10001 | <9-bit address> | 00000000 | RD_REG | Read contents from the <9-bit address> |
| 10010 | <9-bit address> | <8-bit data> | WR_REG | Write <8-bit data> to the <9-bit address> |
| 10011 | <9-bit address> | <8-bit unmasked bits> | SET_BITS | Set <8-bit unmasked bits> from <9-bit address> |
| 11111 | 111111111 | 11111111 | NOP | No operation |
| Remaining combinations | xxxxxxxxx | xxxxxxxxx | Reserved | These commands are reserved and treated by the device as no operation |

These devices support two types of data transfer operations: *data write* (the host controller configures the device), and *data read* (the host controller reads data from the device).

Any data write to the device is always synchronous to the external clock provided on the SCLK pin. The WR_REG command writes the 8-bit data into the 9-bit address specified in the command string. The CLR_BITS command clears the specified bits (identified by 1) at the 9-bit address (without affecting the other bits), and the SET_BITS command sets the specified bits (identified by 1) at the 9-bit address (without affecting the other bits).

The data read from the device can be synchronized to the same external clock or to an internal clock of the device by programming the configuration registers (see the [Data Transfer Protocols](#) section for details).

7.5.1 Output Data Word

In any data transfer frame, the contents of an internal, 22-bit, output data word are shifted out on the SDO pins. The D[21:4] bits of the 22-bit output data word for any frame $F + 1$, are determined by:

- Value of the DATA_VAL bit applicable to frame $F + 1$ (see the [DATA_CNTL register](#))
- The command issued in frame F

If a valid RD_REG command is executed in frame F , then the D[21:14] bits in frame $F + 1$ reflect the contents of the selected register, and the D[13:0] bits are zeros.

If the DATA_VAL bit for frame $F + 1$ is set to 1, then the D[21:4] bits in frame $F + 1$ are replaced by the DATA_PATN[17:0] bits.

For all other combinations, the D[21:4] bits for frame $F + 1$ are the latest conversion result.

[Figure 38](#) shows the output data word. [Figure 39](#) shows further details of the parity computation unit illustrated in [Figure 38](#).




Figure 38. Output Data Word (D[21:0])




Figure 39. Parity Bits Computation

With the PAR_EN bit set to 0, the D[3] and D[2] bits of the output data word are set to 0 (default configuration).

When the PAR_EN bit is set to 1, the device calculates the parity bits (FLPAR and FTPAR) and appends them as bits D[3] and D[2].

- FLPAR is the even parity calculated on bits D[21:4].
- FTPAR is the even parity calculated on the bits defined by FPAR_LOC[1:0].

See the [DATA_CNTL register](#) for more details on the FPAR_LOC[1:0] bit settings. Bits D[1:0] are set to 00b.

7.5.2 Data Transfer Frame

A data transfer frame between the device and the host controller is bounded between a \overline{CS} falling edge and the subsequent \overline{CS} rising edge. The host controller can initiate a data transfer frame (as shown in Figure 40) at any time irrespective of the status of the CONVST signal; however, the data read during such a data transfer frame is a function of relative timing between the CONVST and \overline{CS} signals.




Figure 40. Data Transfer Frame

For this discussion, assume that the CONVST signal remains low.

A typical data transfer frame F follows this order:

1. The host controller pulls \overline{CS} low to initiate a data transfer frame. On the \overline{CS} falling edge:
 - RVS goes low, indicating the beginning of the data transfer frame.
 - The SCLK counter is reset to 0.
 - The device takes control of the data bus. As shown in Figure 40, the 22-bit contents of the output data word (see Figure 38) are loaded in to the 22-bit output data register (ODR; see Figure 34).
 - The 22-bit input data register (IDR; see Figure 34) is reset to 000000h, corresponding to a NOP command.

2. During the frame, the host controller provides clocks on the SCLK pin. Inside the device:
 - For each SCLK capture edge, the SCLK counter is incremented and the data bit received on the SDI pin is shifted in to the IDR.
 - For each launch edge of the output clock (SCLK in this case), ODR data are shifted out on the selected SDO-x pins.
 - The status of the RVS pin depends on the output protocol selection (see the [Protocols for Reading From the Device](#) section).
3. The host controller pulls \overline{CS} high to end the data transfer frame. On the \overline{CS} rising edge:
 - The SDO-x pins go to Hi-Z.
 - RVS goes high (after a delay of t_{d_RVS}).
 - As illustrated in [Figure 40](#), the 22-bit contents of the IDR are transferred to the command processor (see [Figure 34](#)) for decoding and further action.

After pulling \overline{CS} high, the host controller monitors for a low-to-high transition on the RVS pin, or waits for the t_{d_RVS} time (see the [Switching Characteristics](#) table) to elapse before initiating a new operation (data transfer or conversion). The delay, t_{d_RVS} , for any data transfer frame F varies based on the data transfer operation executed in frame F .

At the end of data transfer frame F :

- If the SCLK counter is < 22 , then the IDR captured less than 22 bits from the SDI. In this case, the device treats frame F as a *short command frame*. At the end of a short command frame, the IDR is not updated and the device treats the frame as a no operation (NOP) command.
- If the SCLK counter = 22, then the IDR captured exactly 22 bits from SDI. In this case, the device treats the frame F as a *optimal command frame*. At the end of an optimal command frame, the command processor decodes the 22-bit contents of the IDR as a valid command word.
- If the SCLK counter > 22 , then the IDR captured more than 22 bits from the SDI; however, only the *last 22 bits* are retained. In this case, the device treats frame F as a *long command frame*. At the end of a long command frame, the command processor treats the 22-bit contents of the IDR as a valid command word. There is no restriction on the maximum number of clocks that can be provided within any data transfer frame F . However, as explained above, make sure that the last 22 bits shifted into the device before the \overline{CS} rising edge constitute the desired command.

In a short command frame, the write operation to the device is invalidated; however, the output data bits transferred during the short command frame are still valid output data. Therefore, the host controller can use such shorter data transfer frames to read only the required number of MSB bits from the 22-bit output data word. As shown in [Figure 38](#), an *optimal read frame* for the ADS891xB devices must read only the 18 MSB bits of the output data word. The length of an optimal read frame depends on the output protocol selection; see the [Protocols for Reading From the Device](#) section for more details.

NOTE

The previous example shows data-read and data-write operations synchronous to the external clock provided on the SCLK pin.

However, the device also supports data read operation synchronous to the internal clock; see the [Protocols for Reading From the Device](#) section for more details. In this case, while the ODR contents are shifted on the SDO (or SDOs) on the launch edge of the internal clock, the device continues to capture the SDI data into the IDR (and increment the SCLK counter) on SCLK capture edges.

7.5.3 Interleaving Conversion Cycles and Data Transfer Frames

The host controller operates the device at the desired throughput by interleaving the conversion cycles and the data transfer frames.

The cycle time of the device, t_{cycle} , is the time difference between two consecutive CONVST rising edges provided by the host controller. The response time of the device, t_{resp} , is the time difference between the host controller initiating conversion C, and the host controller receiving the complete result for conversion C.

Figure 41 shows three conversion cycles: C, C + 1, and C + 2. Conversion C is initiated by a CONVST rising edge at time $t = 0$, and the conversion result becomes available for data transfer at t_{conv} . However, this result is loaded into the ODR only on the subsequent CS falling edge. This CS falling edge must be provided before the completion of conversion C + 1 (that is, before $t_{\text{cycle}} + t_{\text{conv}}$).

To achieve the rated performance specifications, the host controller must make sure that no digital signals toggle during the quiet acquisition time ($t_{\text{qt_acq}}$) and quiet aperture time ($t_{\text{d_cnvcap}}$). Any noise during $t_{\text{d_cnvcap}}$ may negatively affect the result of the ongoing conversion, whereas any noise during $t_{\text{qt_acq}}$ may negatively affect the result of the subsequent conversion.




Figure 41. Data Transfer Zones

This architecture allows for two distinct time zones (zone 1 and zone 2) to transfer data for each conversion. Zone 1 and zone 2 for conversion C are defined in Table 3.

Table 3. Data Transfer Zones Timing

| ZONE | STARTING TIME | ENDING TIME |
|-------------------------|---|--|
| Zone 1 for conversion C | t_{conv} | $t_{\text{cycle}} - t_{\text{qt_acq}}$ |
| Zone 2 for conversion C | $t_{\text{cycle}} + t_{\text{d_cnvcap}}$ | $t_{\text{cycle}} + t_{\text{cycle}} - t_{\text{qt_acq}}$ |

The response time includes the conversion time and the data transfer time, and thus is a function of the selected data transfer zone.

Figure 42 and Figure 43 illustrate interleaving of three conversion cycles (C, C + 1, and C + 2) with three data transfer frames (F, F + 1, and F + 2) in zone 1 and in zone 2, respectively.




Figure 42. Zone 1 Data Transfer




Figure 43. Zone 2 Data Transfer

To achieve cycle time t_{cycle} , the read time in zone 1 is given by [Equation 5](#):

$$t_{\text{read-Z1}} \leq t_{\text{cycle}} - t_{\text{conv}} - t_{\text{qt_acq}} \quad (5)$$

For an optimal data transfer frame, [Equation 5](#) results in an SCLK frequency given by [Equation 6](#):

$$f_{\text{SCLK}} \geq \frac{18}{t_{\text{read-Z1}}} \quad (6)$$

Then, the zone 1 data transfer achieves a response time defined by [Equation 7](#):

$$t_{\text{resp-Z1-min}} = t_{\text{conv}} + t_{\text{read-Z1}} \quad (7)$$

At lower SCLK speeds, $t_{\text{read-Z1}}$ increases, resulting in slower response times and higher cycle times.

To achieve the same cycle time, t_{cycle} , the read time in zone 2 is given by [Equation 8](#):

$$t_{\text{read-Z2}} \leq t_{\text{cycle}} - t_{\text{d_cnvcap}} - t_{\text{qt_acq}} \quad (8)$$

For an optimal data transfer frame, [Equation 8](#) results in an SCLK frequency given by [Equation 9](#):

$$f_{\text{SCLK}} \geq \frac{18}{t_{\text{read_Z2}}} \quad (9)$$

Then, the zone 2 data transfer achieves a response time defined by [Equation 10](#):

$$t_{\text{resp-Z2-min}} = t_{\text{cycle}} + t_{\text{d_cnvcap}} + t_{\text{read-Z2}} \quad (10)$$

Any increase in $t_{\text{read-Z2}}$ increases response time and may increase cycle time.

For a given cycle time, the zone 1 data transfer clearly achieves faster response time, but also requires a higher SCLK speed (as evident from [Equation 5](#), [Equation 6](#), and [Equation 7](#)); whereas, the zone 2 data transfer clearly requires a lower SCLK speed but has a slower response time (as evident from [Equation 8](#), [Equation 9](#), and [Equation 10](#)).

NOTE

In zone 2, the data transfer is active when the device is converting the next analog sample. This digital activity can interfere with the ongoing conversion, and may cause some degradation in SNR performance.

Additionally, a data transfer frame can begin in zone 1, and then extend into zone 2; however, the host controller must make sure that no digital transitions occur during the $t_{\text{qt_acq}}$ and $t_{\text{d_cnvcap}}$ time intervals.

NOTE

For data transfer operations in zone 2 using the ADC-Clock-Master protocol (SDO_MODE[1:0] = 11b), the device supports only the external-clock-echo option (SSYNC_CLK_SEL[1:0] = 00b); see [Table 9](#).

7.5.4 Data Transfer Protocols

This device family features a multiSPI digital interface that allows the host controller to operate at slower SCLK speeds and still achieve the required throughput and response time. The multiSPI digital interface module offers two options to reduce the SCLK speed required for data transfer:

- Increase the width of the output data bus.
- Enable double data rate (DDR) transfer.

These two options can be combined to achieve further reduction in SCLK speed.

Figure 44 shows the delays in the communication channel between the host controller and the device in a typical serial communication.




Figure 44. Delays in Serial Communication

For example, if t_{pcb_CK} and t_{pcb_SDO} are the delays introduced by the printed circuit board (PCB) traces for the serial clock and SDO signals, t_{d_CKDO} is the clock-to-data delay of the device, t_{d_ISO} is the propagation delay introduced by the digital isolator, and t_{su_h} is the setup time specification of the host controller, then the total delay in the path is given by Equation 11:

$$t_{d_total_serial} = t_{pcb_CK} + t_{d_iso} + t_{d_ckdo} + t_{d_iso} + t_{pcb_SDO} + t_{su_h} \quad (11)$$

In a standard SPI protocol, the host controller and the device launch and capture data bits on alternate SCLK edges. Therefore, the $t_{d_total_serial}$ delay must be kept to less than half of the SCLK duration. Equation 12 shows the fastest clock allowed by the SPI protocol:

$$f_{clk-SPI} \leq \frac{1}{2 \times t_{d_total_serial}} \quad (12)$$

Larger values of the $t_{d_total_serial}$ delay restricts the maximum SCLK speed for the SPI protocol, resulting in higher read and response times, and can possibly limit the throughput.

Figure 45 shows a delay (t_{d_delcap}) introduced in the capture path (inside the host controller).




Figure 45. Delayed Capture

The total delay in the path modifies to [Equation 13](#):

$$t_{d_total_serial} = t_{pcb_CK} + t_{d_iso} + t_{d_ckdo} + t_{d_iso} + t_{pcb_SDO} + t_{su_h} - t_{d_delcap} \quad (13)$$

This reduction in total delay allows the SPI protocol to operate at higher clock speeds.

The multiSPI digital interface module offers two additional options to remove the restriction on the SCLK speed:

- Early data launch (EDL) mode of operation

In EDL mode, the device launches the output data on SDO-x pin (or pins) half a clock earlier compared to the standard SPI protocol. Therefore, [Equation 12](#) modifies to [Equation 14](#):

$$f_{clk-SPI} \leq \frac{1}{t_{d_total_serial}} \quad (14)$$

The reduction in total delay allows the serial interface to operate at higher clock speeds.

- ADC-Clock-Master (source-synchronous) mode of operation

As illustrated in [Figure 46](#), in ADC-Clock-Master mode, the device provides a synchronous output clock (on the RVS pin) along with the output data (on the SDO-x pins).




Figure 46. Delays in ADC-Clock-Master (Source-Synchronous) Mode

For negligible values of t_{off_STRDO} , the total delay in the path for a source-synchronous data transfer, is given by [Equation 15](#):

$$t_{d_total_srcsync} = t_{pcb_RVS} - t_{pcb_SDO} + t_{su_h} \quad (15)$$

As shown by the difference between [Equation 11](#) and [Equation 15](#), using ADC-Clock-Master mode completely eliminates the effect of isolator delays (t_{d_ISO}) and clock-to-data delays (t_{d_CKDO}); typically, the largest contributors in the overall delay computation.

Furthermore, the actual values of t_{pcb_RVS} and t_{pcb_SDO} do not matter. In most cases, the $t_{d_total_srcsync}$ delay can be kept at a minimum by routing the RVS and SDO lines together on the PCB. Therefore, the ADC-Clock-Master mode allows the data transfer between the host controller and the device to operate at much higher SCLK speeds.

7.5.4.1 Protocols for Configuring the Device

As shown in Table 4, the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to write data to the device.

Table 4. SPI Protocols for Configuring the Device

| PROTOCOL | SCLK POLARITY (At \overline{CS} Falling Edge) | SCLK PHASE (Capture Edge) | SDI_CNTL | SDO_CNTL | NO. OF SCLK (Optimal Command Frame) | TIMING DIAGRAM |
|----------|--|------------------------------|----------|----------|---|-------------------|
| SPI-00-S | Low | Rising | 00h | 00h | 22 | Figure 47 |
| SPI-01-S | Low | Falling | 01h | 00h | 22 | Figure 48 |
| SPI-10-S | High | Falling | 02h | 00h | 22 | Figure 49 |
| SPI-11-S | High | Rising | 03h | 00h | 22 | Figure 50 |

At power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data-read and data-write operations.

To select a different SPI-compatible protocol, program the SDI_MODE[1:0] bits in the SDI_CNTL register. This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.

Figure 47 to Figure 50 detail the four protocols using an optimal command frame; see the Timing Requirements and Switching Characteristics tables for associated timing parameters.

NOTE

As explained in the Data Transfer Frame section, a valid write operation to the device requires a minimum of 22 SCLKs to be provided within a data transfer frame.

Any data write operation to the device must continue to follow the SPI-compatible protocol selected in the SDI_CNTL register, irrespective of the protocol selected for the data-read operation.




Figure 47. SPI-00-S Protocol, Optimal Command Frame




Figure 48. SPI-01-S Protocol, Optimal Command Frame




Figure 49. SPI-10-S Protocol, Optimal Command Frame




Figure 50. SPI-11-S Protocol, Optimal Command Frame

7.5.4.2 Protocols for Reading From the Device

The protocols for the data-read operation can be broadly classified into three categories:

1. Legacy, SPI-compatible (SPI-xy-S) protocol
2. SPI-compatible protocols with bus width options (SPI-xy-D and SPI-xy-Q)
3. Source-synchronous (SRC) protocols

7.5.4.2.1 Legacy, SPI-Compatible (SYS-xy-S) Protocols

As shown in Table 5, the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to read data from the device.

Table 5. SPI Protocols for Reading From the Device

| PROTOCOL | SCLK POLARITY (At CS Falling Edge) | SCLK PHASE (Capture Edge) | MSB BIT LAUNCH EDGE | SDI_CNTL | SDO_CNTL | NO. OF SCLK (Optimal Read Frame) | TIMING DIAGRAM |
|----------|------------------------------------|---------------------------|------------------------------|----------|----------|----------------------------------|----------------|
| SPI-00-S | Low | Rising | \overline{CS} falling | 00h | 00h | 18 | Figure 51 |
| SPI-01-S | Low | Falling | 1 st SCLK rising | 01h | 00h | 18 | Figure 52 |
| SPI-10-S | High | Falling | \overline{CS} falling | 02h | 00h | 18 | Figure 53 |
| SPI-11-S | High | Rising | 1 st SCLK falling | 03h | 00h | 18 | Figure 54 |

At power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data-read and data-write operations. To select a different SPI-compatible protocol for both the data transfer operations:

1. Program the SDI_MODE[1:0] bits in the SDI_CNTL register. This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.
2. Set the SDO_MODE[1:0] bits = 00b in the SDO_CNTL register.

Figure 51 to Figure 54 explain the details of the four protocols using an optimal command frame to read all 22 bits of the output data word. Table 5 shows the number of SCLK required in an optimal read frame for the different output protocol selections.




Figure 51. SPI-00-S Protocol, 22 SCLKs




Figure 52. SPI-01-S Protocol, 22 SCLKs




Figure 53. SPI-10-S Protocol, 22 SCLKs




Figure 54. SPI-11-S Protocol, 22 SCLKs

For SDI_MODE[1:0] = 00b or 10b, the device supports an *Early Data Launch* (EDL) option. Set SDO_MODE[1:0] = 01b in the [SDO_CNTL register](#) to enable the feature (see [Table 6](#)). Setting SDO_MODE[1:0] = 01b has no effect if SDI_MODE[1:0] = 01b or 11b.

Table 6. SPI Protocols with Early Data Launch

| PROTOCOL | SCLK POLARITY (At \overline{CS} Falling Edge) | SCLK PHASE (Capture Edge) | MSB BIT LAUNCH EDGE | SDI_CNTL | SDO_CNTL | NO. OF SCLK (Optimal Read Frame) | TIMING DIAGRAM |
|--------------|--|------------------------------|-------------------------|----------|----------|-------------------------------------|---------------------------|
| SPI-00-S-EDL | Low | Rising | \overline{CS} falling | 00h | 01h | 18 | Figure 51 |
| SPI-10-S-EDL | High | Falling | \overline{CS} falling | 02h | 01h | 18 | Figure 53 |

As shown in [Figure 55](#), and [Figure 56](#), the device launches the output data bit on the SDO-0 pin half clock earlier compared to the standard SPI protocol.




Figure 55. SPI-00-S-EDL Protocol, 22 SCLKs

Figure 56. SPI-10-S-EDL Protocol, 22 SCLKs

When using these SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the [Timing Requirements](#) and [Switching Characteristics](#) tables for associated timing parameters.

With SDO_CNTL[7:0] = 00h or 01h, if the host controller uses a long data transfer frame, the device exhibits daisy-chain operation (see the [Multiple Devices: Daisy-Chain Topology](#) section).

NOTE

Use SPI-compatible protocols to execute the RD_REG, WR_REG, CLR_BITS, and SET_BITS commands specified in [Table 2](#).

7.5.4.2.2 SPI-Compatible Protocols with Bus Width Options

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or four bits (quad SDO) when operating with any of the four legacy, SPI-compatible protocols.

Set the SDO_WIDTH[1:0] bits in the [SDO_CNTL register](#) to select the SDO bus width. The SCLK launch edge depends on the SPI protocol selection (as shown in [Table 7](#)).

Table 7. SPI-Compatible Protocols with Bus Width Options

| PROTOCOL | SCLK POLARITY (At \overline{CS} Falling Edge) | SCLK PHASE (Capture Edge) | MSB BIT LAUNCH EDGE | SDI_CNTL | SDO_CNTL | #SCLK (Optimal Read Frame) | TIMING DIAGRAM |
|----------|---|---------------------------|-------------------------|----------|----------|----------------------------|---------------------------|
| SPI-00-D | Low | Rising | \overline{CS} falling | 00h | 08h | 9 | Figure 57 |
| SPI-01-D | Low | Falling | First SCLK rising | 01h | 08h | 9 | Figure 58 |
| SPI-10-D | High | Falling | \overline{CS} falling | 02h | 08h | 9 | Figure 59 |
| SPI-11-D | High | Rising | First SCLK falling | 03h | 08h | 9 | Figure 60 |
| SPI-00-Q | Low | Rising | \overline{CS} falling | 00h | 0Ch | 5 | Figure 61 |
| SPI-01-Q | Low | Falling | First SCLK rising | 01h | 0Ch | 5 | Figure 62 |
| SPI-10-Q | High | Falling | \overline{CS} falling | 02h | 0Ch | 5 | Figure 63 |
| SPI-11-Q | High | Rising | First SCLK falling | 03h | 0Ch | 5 | Figure 64 |

In dual-SDO mode (SDO_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK launch edge.

In quad-SDO mode (SDO_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK launch edge.




Figure 57. SPI-00-D Protocol




Figure 58. SPI-01-D Protocol




Figure 59. SPI-10-D Protocol




Figure 60. SPI-11-D Protocol




Figure 61. SPI-00-Q Protocol




Figure 62. SPI-01-Q Protocol




Figure 63. SPI-10-Q Protocol




Figure 64. SPI-11-Q Protocol

For SDI_MODE[1:0] = 00b or 10b, the device supports an early data launch (EDL) option. Set SDO_MODE[1:0] = 01b in the [SDO_CNTL register](#) to enable the feature (see [Table 8](#)). Setting SDO_MODE[1:0] = 01b has no effect if SDI_MODE[1:0] = 01b or 11b.

Table 8. SPI Protocols with Early Data Launch

| PROTOCOL | SCLK POLARITY (At \overline{CS} Falling Edge) | SCLK PHASE (Capture Edge) | MSB BIT LAUNCH EDGE | SDI_CNTL | SDO_CNTL | NO. OF SCLK (Optimal Read Frame) | TIMING DIAGRAM |
|--------------|---|---------------------------|-------------------------|----------|----------|----------------------------------|---------------------------|
| SPI-00-D-EDL | Low | Rising | \overline{CS} falling | 00h | 09h | 9 | Figure 57 |
| SPI-10-D-EDL | High | Falling | \overline{CS} falling | 02h | 09h | 9 | Figure 59 |
| SPI-00-Q-EDL | Low | Rising | \overline{CS} falling | 00h | 0Dh | 5 | Figure 61 |
| SPI-10-Q-EDL | High | Falling | \overline{CS} falling | 02h | 0Dh | 5 | Figure 63 |

As shown in [Figure 55](#), and [Figure 56](#), the device launches the output data bits on the SDO-x pins half clock earlier compared to the standard SPI protocol.




Figure 65. SPI-00-D-EDL Protocol




Figure 66. SPI-10-D-EDL Protocol




Figure 67. SPI-00-Q-EDL Protocol




Figure 68. SPI-10-Q-EDL Protocol

When using any of the SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the [Timing Requirements](#) and [Switching Characteristics](#) tables for associated timing parameters.

[Figure 57](#) to [Figure 68](#) illustrate how the wider data bus allows the host controller to read all 22 bits of the output data word using shorter data transfer frames. [Table 7](#) and [Table 8](#) show the number of SCLK required in an optimal read frame for the different output protocol selections.

NOTE

With SDO_CNTL[7:0] ≠ 00h or 01h, a long data transfer frame does not result in daisy-chain operation. On SDO pin (or pins), the 22 bits of output data word are followed by zeros.

7.5.4.2.3 Source-Synchronous (SRC) Protocols

As described in the [Data Transfer Protocols](#) section, the multiSPI digital interface supports an ADC-Clock-Master or a *source-synchronous* mode of data transfer between the device and host controller. In this mode, the device provides an output clock that is synchronous with the output data. Furthermore, the host controller can also select the output clock source, data bus width, and data transfer rate.

7.5.4.2.3.1 Output Clock Source Options with SRC Protocols

In all SRC protocols, the RVS pin provides the output clock. The device allows this output clock to be synchronous to either the external clock provided on the SCLK pin or to the internal clock of the device. Furthermore, this internal clock can be divided by a factor of two or four to lower the data rates.

As shown in [Figure 69](#), set the SSYNC_CLK_SEL[1:0] bits in the [SDO_CNTL](#) register to select the output clock source.




Figure 69. Output Clock Source Options With SRC Protocols

7.5.4.2.3.2 Bus Width Options With SRC Protocols

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or to four bits (quad SDO) when operating with any of the SRC protocols. Set the SDO_WIDTH[1:0] bits in the SDO_CNTL register to select the SDO bus width.

In dual-SDO mode (SDO_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK rising edge.

In quad-SDO mode (SDO_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK rising edge.

7.5.4.2.3.3 Output Data Rate Options With SRC Protocols

The device provides an option to transfer the data to the host controller at a single data rate (default, SDR) or at a double data rate (DDR). Set the DATA_RATE bit in the SDO_CNTL register to select the data transfer rate.

In SDR mode (DATA_RATE = 0b), the RVS pin toggles from low to high, and the output data bits are launched on the SDO pins on the output clock rising edge.

In DDR mode (DATA_RATE = 1b), the RVS pin toggles (from low-to-high or high-to-low), and the output data bits are launched on the SDO pins on every output clock edge, starting with the first rising edge.

The device supports all 24 combinations of output clock source, bus width, and output data rate, as shown in Table 9.

Table 9. SRC Protocol Combinations

| PROTOCOL | OUTPUT CLOCK SOURCE | BUS WIDTH | OUTPUT DATA RATE | SDI_CNTL | SDO_CNTL | #OUTPUT CLOCK (Optimal Read Frame) | TIMING DIAGRAM |
|------------|---------------------------|-----------|------------------|--------------------------------------|----------|------------------------------------|----------------|
| SRC-EXT-SS | SCLK | Single | SDR | 00h, 01h, 02h, or 03h ⁽¹⁾ | 03h | 9 | Figure 70 |
| SRC-INT-SS | INTCLK ⁽²⁾ | Single | SDR | | 43h | 9 | Figure 71 |
| SRC-IB2-SS | INTCLK / 2 ⁽²⁾ | Single | SDR | | 83h | 9 | |
| SRC-IB4-SS | INTCLK / 4 ⁽²⁾ | Single | SDR | | C3h | 9 | |
| SRC-EXT-DS | SCLK | Dual | SDR | | 0Bh | 9 | Figure 74 |
| SRC-INT-DS | INTCLK ⁽²⁾ | Dual | SDR | | 4Bh | 9 | Figure 75 |
| SRC-IB2-DS | INTCLK / 2 ⁽²⁾ | Dual | SDR | | 8Bh | 9 | |
| SRC-IB4-DS | INTCLK / 4 ⁽²⁾ | Dual | SDR | | CBh | 9 | |
| SRC-EXT-QS | SCLK | Quad | SDR | | 0Fh | 5 | Figure 78 |
| SRC-INT-QS | INTCLK ⁽²⁾ | Quad | SDR | | 4Fh | 5 | Figure 79 |
| SRC-IB2-QS | INTCLK / 2 ⁽²⁾ | Quad | SDR | | 8Fh | 5 | |
| SRC-IB4-QS | INTCLK / 4 ⁽²⁾ | Quad | SDR | | CFh | 5 | |
| SRC-EXT-SD | SCLK | Single | DDR | | 13h | 9 | Figure 72 |
| SRC-INT-SD | INTCLK ⁽²⁾ | Single | DDR | | 53h | 9 | Figure 73 |
| SRC-IB2-SD | INTCLK / 2 ⁽²⁾ | Single | DDR | | 93h | 9 | |
| SRC-IB4-SD | INTCLK / 4 ⁽²⁾ | Single | DDR | | D3h | 9 | |
| SRC-EXT-DD | SCLK | Dual | DDR | | 1Bh | 5 | Figure 76 |
| SRC-INT-DD | INTCLK ⁽²⁾ | Dual | DDR | | 5Bh | 5 | Figure 77 |
| SRC-IB2-DD | INTCLK / 2 ⁽²⁾ | Dual | DDR | | 9Bh | 5 | |
| SRC-IB4-DD | INTCLK / 4 ⁽²⁾ | Dual | DDR | | DBh | 5 | |
| SRC-EXT-QD | SCLK | Quad | DDR | | 1Fh | 3 | Figure 80 |
| SRC-INT-QD | INTCLK ⁽²⁾ | Quad | DDR | | 5Fh | 3 | Figure 81 |
| SRC-IB2-QD | INTCLK / 2 ⁽²⁾ | Quad | DDR | | 9Fh | 3 | |
| SRC-IB4-QD | INTCLK / 4 ⁽²⁾ | Quad | DDR | | DFh | 3 | |

(1) Any of the four values can be used; see the [Protocols for Configuring the Device](#) section for more information.

(2) The device supports INTCLK, INTCLK / 2, and INTCLK / 4 options only for data transfer operations in zone 1. The EXTCLK option is supported in zone 1 and zone 2; see [Figure 41](#).

Figure 70 to Figure 81 show the details of various source synchronous protocols. Table 9 shows the number of output clocks required in an optimal read frame for the different output protocol selections.




Figure 70. SRC-EXT-SS: SRC, SCLK, Single SDO, SDR




Figure 71. SRC-INT-SS: SRC, INTCLK, Single SDO, SDR




Figure 72. SRC-EXT-SD: SRC, SCLK, Single SDO, DDR




Figure 73. SRC-INT-SD: SRC, INTCLK, Single SDO, DDR




Figure 74. SRC-EXT-DS: SRC, SCLK, Dual SDO, SDR



Figure 75. SRC-INT-DS: SRC, INTCLK, Dual SDO, SDR




Figure 76. SRC-EXT-DD: SRC, SCLK, Dual SDO, DDR




Figure 77. SRC-INT-DD: SRC, INTCLK, Dual SDO, DDR




Figure 78. SRC-EXT-QS: SRC, SCLK, Quad SDO, SDR




Figure 79. SRC-INT-QS: SRC, INTCLK, Quad SDO, SDR




Figure 80. SRC-EXT-QD: SRC, SCLK, Quad SDO, DDR




Figure 81. SRC-INT-QD: SRC, INTCLK, Quad SDO, DDR

7.5.5 Device Setup

The multiSPI digital interface and the device configuration registers offer multiple operation modes. This section describes how to select the hardware connection topology to meet different system requirements.

7.5.5.1 Single Device: All multiSPI Options

Figure 82 shows the connections between a host controller and a single device in order to exercise all options provided by the multiSPI digital interface.




Figure 82. MultiSPI Digital Interface, All Pins

7.5.5.2 Single Device: Minimum Pins for a Standard SPI Interface

Figure 83 shows the minimum-pin interface for applications using a standard SPI protocol.




Figure 83. SPI Interface, Minimum Pins

The \overline{CS} , SCLK, SDI, and SDO-0 pins constitute a standard SPI port of the host controller. The CONVST pin is tied to \overline{CS} , and the \overline{RST} pin is tied to DVDD. The SDO-1, SDO-2, and SDO-3 pins have no external connections. The following features are also available:

- Control the CONVST pin independently to get additional timing flexibility.
- Control \overline{RST} pin independently to add asynchronous reset functionality.
- Monitor the RVS pin for additional timing benefits.

7.5.5.3 Multiple Devices: Daisy-Chain Topology

A typical connection diagram showing multiple devices in a daisy-chain topology is shown in [Figure 84](#).




Figure 84. Daisy-Chain Connections

The CONVST, \overline{CS} , and SCLK inputs of all devices are connected together and controlled by a single CONVST, \overline{CS} , and SCLK pin of the host controller, respectively. The SDI input pin of the first device in the chain (Device 1) is connected to the SDO pin of the host controller, the SDO-0 output pin of Device 1 is connected to the SDI input pin of Device 2, and so on. The SDO-0 output pin of the last device in the chain (Device N) is connected to the SDI pin of the host controller.

To operate multiple devices in a daisy-chain topology, the host controller sets the configuration registers in each device with identical values and operates with any of the legacy, SPI-compatible protocols for data-read and data-write operations (SDO_CNT[7:0] = 00h or 01h). With these configurations settings, the 22-bit ODR and 22-bit IDR registers in each device collapse to form a single, 22-bit unified shift register (USR) per device, as shown in [Figure 85](#).




Figure 85. Unified Shift Register

All devices in the daisy-chain topology sample the respective device analog input signals on the CONVST rising edge. The data transfer frame starts with a \overline{CS} falling edge. On each SCLK launch edge, every device in the chain shifts out the MSB of the respective USR on to the respective SDO-0 pin. On every SCLK capture edge, each device in the chain shifts in data received on the respective SDI pin as the LSB bit of the respective USR. Therefore, in a daisy-chain configuration, the host controller receives the data of Device N , followed by the data of Device $N - 1$, and so on (MSB-first). On the \overline{CS} rising edge, each device decodes the contents in the respective USR, and takes appropriate action.

A typical timing diagram for three devices connected in daisy-chain topology using the SPI-00-S protocol is shown in Figure 86.




Figure 86. Three-Device, Daisy-Chain Timing

In daisy-chain topology, the overall throughput of the system is proportionally reduced as more devices are connected in the daisy-chain.

NOTE

For N devices connected in daisy-chain topology, an optimal data transfer frame must contain $22 \times N$ SCLK capture edges. For a longer data transfer frame (number of SCLK in the frame $> 22 \times N$), the host controller must appropriately align the configuration data for each device before bringing \overline{CS} high. A shorter data transfer frame (number of SCLK in the frame $< 22 \times N$) might result in an erroneous device configuration, and *must be avoided*.

7.5.5.4 Multiple Devices: Star Topology

A typical connection diagram showing multiple devices in a star topology is shown in [Figure 87](#). The CONVST, SDI, and SCLK inputs of all devices are connected together, and are controlled by a single CONVST, SDO, and SCLK pin of the host controller, respectively. Similarly, the SDO output pin of all devices are tied together and connected to the a single SDI input pin of the host controller. The $\overline{\text{CS}}$ input pin of each device is individually controlled by separate $\overline{\text{CS}}$ control lines from the host controller.




Figure 87. Star-Topology Connection

The timing diagram for three devices connected in the star topology is shown in [Figure 88](#). In order to avoid any conflict related to multiple devices driving the SDO line at the same time, make sure that the host controller pulls down the $\overline{\text{CS}}$ signal for *only one device at any particular time*.




Figure 88. Three-Device, Star Connection Timing

7.6 Register Maps

7.6.1 Device Configuration and Register Maps

The device features nine configuration registers, mapped as described in [Table 10](#).

Table 10. Configuration Registers Mapping

| ADDRESS | REGISTER NAME | REGISTER DESCRIPTION |
|---------|---------------------------|--|
| 004h | PD_CNTL | Low-power modes control |
| 008h | SDI_CNTL | SDI input protocol selection |
| 00Ch | SDO_CNTL | SDO output protocol selection |
| 010h | DATA_CNTL | Output data word configuration |
| 014h | PATN_LSB | Eight least significant bits (LSB) of the output pattern |
| 015h | PATN_MID | Eight middle bits of the output pattern |
| 016h | PATN_MSB | Four most significant bits (MSB) of the output pattern |
| 020h | OFST_CAL | Offset calibration |
| 030h | REF_MRG | Reference margin |

7.6.1.1 PD_CNTL Register (address = 04h) [reset = 00h]

This register controls the low-power modes offered by the device.

Figure 89. PD_CNTL Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|-----------|--------|------|
| 0 | 0 | 0 | 0 | 0 | PD_REFBUF | PD_ADC | 0 |
| R-0b | R-0b | R-0b | R-0b | R-0b | R/W-0b | R/W-0b | R-0b |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. PD_CNTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|--------|---|
| 7-3 | 0 | R | 00000b | Reserved bits. Reads return 00000b. |
| 2 | PD_REFBUF | R/W | 0b | This bit powers down the internal reference buffer. 0b = Internal reference buffer is powered up 1b = Internal reference buffer is powered down |
| 1 | PD_ADC | R/W | 0b | This bit powers down the converter module. 0b = converter module is powered up 1b = converter module is powered down |
| 0 | 0 | R | 0b | Reserved bits. Do not write. Reads return 0b. |

To power-down the converter module, set the PD_ADC bit in the [PD_CNTL register](#). The converter module powers down on the rising edge of \overline{CS} . To power-up the converter module, reset the PD_ADC bit in the [PD_CNTL register](#). The converter module starts to power-up on the rising edge of \overline{CS} . Wait for t_{PU_ADC} before initiating any conversion or data transfer operation.

To power-down the internal reference buffer, set the PD_REFBUF bit in the [PD_CNTL register](#). The internal reference buffer powers down on the rising edge of \overline{CS} . To power-up the internal reference buffer, reset the PD_REFBUF bit in the [PD_CNTL register](#). The internal reference buffer starts to power-up on the rising edge of \overline{CS} . Wait for t_{PU_REFBUF} before initiating any conversion.

7.6.1.2 SDI_CNTL Register (address = 008h) [reset = 00h]

This register selects the SPI protocol for writing data to the device.

Figure 90. SDI_CNTL Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|---------------|---|
| 0 | 0 | 0 | 0 | 0 | 0 | SDI_MODE[1:0] | |
| R-0b | R-0b | R-0b | R-0b | R-0b | R-0b | R/W-00b | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 12. SDI_CNTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|---------|--|
| 7-2 | 0 | R | 000000b | Reserved bits. Do not write. Reads return 000000b. |
| 1-0 | SDI_MODE[1:0] | R/W | 00b | These bits select the protocol for writing data into the device. 00b = Standard SPI with CPOL = 0 and CPHASE = 0 01b = Standard SPI with CPOL = 0 and CPHASE = 1 10b = Standard SPI with CPOL = 1 and CPHASE = 0 11b = Standard SPI with CPOL = 1 and CPHASE = 1 |

7.6.1.3 SDO_CNTL Register (address = 0Ch) [reset = 00h]

This register configures the protocol for reading data from the device.

Figure 91. SDO_CNTL Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|---|------|-----------|----------------|---|---------------|---|
| SSYNC_CLK_SEL[1:0] | | 0 | DATA_RATE | SDO_WIDTH[1:0] | | SDO_MODE[1:0] | |
| R/W-00b | | R-0b | R/W-0b | R/W-00b | | R/W-00b | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 13. SDO_CNTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------------|------|-------|--|
| 7-6 | SSYNC_CLK_SEL[1:0] | R/W | 00b | These bits select the source and frequency of the clock for the ADC-Clock-Master mode, and are valid only if SDO_MODE[1:0] = 11b. 00b = External SCLK echo 01b = Internal clock (INTCLK) 10b = Internal clock / 2 (INTCLK / 2) 11b = Internal clock / 4 (INTCLK / 4) |
| 5 | 0 | R | 0b | Reserved bit. Do not write. Reads return 0b. |
| 4 | DATA_RATE | R/W | 0b | This bit is ignored if SDO_MODE[1:0] = 00b. When SDO_MODE[1:0] = 11b: 0b = SDOs are updated at single data rate (SDR) with respect to the output clock 1b = SDOs are updated at double data rate (DDR) with respect to the output clock |
| 3-2 | SDO_WIDTH[1:0] | R/W | 00b | These bits set the width of the output bus. 0xb = Data are output only on SDO-0 10b = Data are output only on SDO-0 and SDO-1 11b = Data are output on SDO-0, SDO-1, SDO-2, and SDO-3 |
| 1-0 | SDO_MODE[1:0] | R/W | 00b | These bits select the protocol for reading data from the device. 00b = SDO follows the SPI protocol selected in the SDI_CNTL register 01b = SDO follows the SPI protocol selected in the SDI_CNTL register but with <i>Early Data Launch</i> feature enabled. See Table 6 . 10b = Invalid configuration, not supported by the device 11b = SDO follows the source-synchronous protocol |

7.6.1.4 DATA_CNTL Register (address = 010h) [reset = 00h]

This register configures the contents of the 22-bit output data word (D[21:0]).

Figure 92. DATA_CNTL Register

| | | | | | | | |
|------|------|------|------|---------------|---|--------|----------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | FPAR_LOC[1:0] | | PAR_EN | DATA_VAL |
| R-0b | R-0b | R-0b | R-0b | R/W-00b | | R/W-0b | R/W-0b |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 14. DATA_CNTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|-------|---|
| 7-4 | 0 | R | 0000b | Reserved bits. Reads return 0000b. |
| 3-2 | FPAR_LOC[1:0] | R/W | 00b | These bits control the data span for calculating the FTPAR bit (bit D[2] in the output data word). 00b = D[2] reflects even parity calculated for 4 MSB 01b = D[2] reflects even parity calculated for 8 MSB 10b = D[2] reflects even parity calculated for 12 MSB 11b = D[2] reflects even parity calculated for 16 MSB |
| 1 | PAR_EN | R/W | 0b | 0b = Output data does not contain any parity information D[3] = 0 D[2] = 0 1b = Parity information is appended to the LSB of the output data D[3] = Even parity calculated on bits D[21:4] D[2] = Even parity computed on selected number of MSB of D[21:4] as per FPAR_LOC[1:0] setting See Figure 39 for further details of parity computation. |
| 0 | DATA_VAL | R/W | 0b | These bits control bits D[21:4] of the output data word. 0b = 18-bit conversion output 1b = 18-bit contents of the fixed-pattern registers See PATN_CNTL for more details. |

7.6.1.5 PATN_LSB Register (address = 014h) [reset = 00h]

This register controls the eight LSB of the output pattern when DATA_VAL = 1b; see Figure 96.

Figure 93. PATN_LSB Register

| | | | | | | | |
|---------------|---|---|---|---|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PATN_LSB_BITS | | | | | | | |
| R/W-0000000b | | | | | | | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15. PATN_LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|----------|-----------------------------|
| 7-0 | PATN_LSB_BITS | R/W | 0000000b | 8 LSB of the output pattern |

7.6.1.6 PATN_MID Register (address = 015h) [reset = 00h]

This register controls the middle eight bits of the output pattern when DATA_VAL = 1b; see Figure 96.

Figure 94. PATN_MID Register

| | | | | | | | |
|---------------|---|---|---|---|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PATN_MID_BITS | | | | | | | |
| R/W-0000000b | | | | | | | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 16. PATN_MID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|----------|-------------------------------------|
| 7-0 | PATN_MID_BITS | R/W | 0000000b | 8 middle bits of the output pattern |

7.6.1.7 PATN_MSB Register (address = 016h) [reset = 00h]

This register controls the four MSB of the output pattern when DATA_VAL = 1b; see Figure 96.

Figure 95. PATN_MSB Register

| | | | | | | | |
|------|------|------|------|---------------|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | PATN_MSB_BITS | | | |
| R-0b | R-0b | R-0b | R-0b | R/W-0000b | | | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17. PATN_MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|-------|------------------------------------|
| 7-4 | 0 | R | 0000b | Reserved bits. Reads return 0000b. |
| 3-0 | PATN_MSB_BITS | R/W | 0000b | 4 MSB of the output pattern |




Figure 96. DATA_PATN[17:0]

7.6.1.8 OFST_CAL Register (address = 020h) [reset = 00h]

This register selects the external reference range for optimal offset calibration.

Figure 97. OFST_CAL Register

| | | | | | | | |
|------|------|------|------|------|--------------|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | REF_SEL[2:0] | | |
| R-0b | R-0b | R-0b | R-0b | R-0b | R/W-000b | | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 18. OFST_CAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|--------|--|
| 7-3 | 0 | R | 00000b | Reserved bits. Reads return 00000b. |
| 2-0 | REF_SEL[2:0] | R/W | 000b | These bits select the external reference range for optimal offset. 000b = Optimum offset calibration for $V_{REF} = 5.0$ V 001b = Optimum offset calibration for $V_{REF} = 4.5$ V 010b = Optimum offset calibration for $V_{REF} = 4.096$ V 011b = Optimum offset calibration for $V_{REF} = 3.3$ V 100b = Optimum offset calibration for $V_{REF} = 3.0$ V 101b = Optimum offset calibration for $V_{REF} = 2.5$ V 110b = Optimum offset calibration for $V_{REF} = 5.0$ V 111b = Optimum offset calibration for $V_{REF} = 5.0$ V |

7.6.1.9 REF_MRG Register (address = 030h) [reset = 00h]

This register selects the margining to be added to or subtracted from the reference buffer output; see the [Reference Buffer Module](#) section.

Figure 98. REF_MRG Register

| | | | | | | | |
|------|------|---------|---------------|---|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | EN_MARG | REF_OFST[4:0] | | | | |
| R-0b | R-0b | R/W-0b | R/W-00000b | | | | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19. REF_MRG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|--------|--|
| 7-6 | 0 | R | 00b | Reserved bits. Reads return 00b. |
| 5 | EN_MARG | R/W | 0b | This bit enables margining feature. 0b = Margining is disabled 1b = Margining is enabled |
| 4-0 | REF_OFST[4:0] | R/W | 00000b | These bits select the reference offset value as per Table 20 . |

Table 20. REF_OFST[4:0] settings

| REF_OFST[4:0] | $\Delta V_{\text{REFBUFOUT}}$ (typical ⁽¹⁾) |
|---------------|---|
| 00000b | 0 mV |
| 00001b | 280 μ V |
| 00010b | 580 μ V |
| 00011b | 840 μ V |
| 00100b | 1.12 mV |
| 00101b | 1.4 mV |
| 00110b | 1.68 mV |
| 00111b | 1.96 mV |
| 01000b | 2.24 mV |
| 01001b | 2.52 mV |
| 01010b | 2.8 mV |
| 01011b | 3.08 mV |
| 01100b | 3.36 mV |
| 01101b | 3.64 mV |
| 01110b | 3.92 mV |
| 01111b | 4.2 mV |
| 10000b | -4.5 mV |
| 10001b | -4.22 mV |
| 10010b | -3.94 mV |
| 10011b | -3.66 mV |
| 10100b | -3.38 mV |
| 10101b | -3.1 mV |
| 10110b | -2.82 mV |
| 10111b | -2.54 mV |
| 11000b | -2.26 mV |
| 11001b | -1.98 mV |
| 11010b | -1.7 mV |
| 11011b | -1.42 mV |
| 11100b | -1.14 mV |
| 11101b | -860 μ V |
| 11110b | -580 μ V |
| 11111b | -280 μ V |

(1) The actual $V_{\text{REFBUFOUT}}$ value may vary by $\pm 10\%$ from [Table 20](#)

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing these circuits, followed by an application circuit designed using the ADS891xB.

8.1.1 ADC Reference Driver

The external reference source must provide low-drift and very accurate voltage at the REFIN pin of the ADS891xB. The output broadband noise of most references can be in the order of a few hundred μV_{RMS} . Therefore, to prevent any degradation in the noise performance of the ADC, appropriately filter the output of the voltage reference by using a low-pass filter with a cutoff frequency of a few hundred hertz.

The internal reference buffer of the ADS891xB provides the dynamic load posed on the REFBUFOUT pin during the conversion process. Decouple the REFBUFOUT pin with the REFM pin using the recommended C_{REFBUF} and R_{ESR} . See the [Layout](#) section for layout recommendations.

8.1.2 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a charge kickback filter. The amplifier is used for signal conditioning of the input signal and the low output impedance of the amplifier provides a buffer between the signal source and the switched capacitor inputs of the ADC. The charge kickback filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC, and band-limits the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of the ADS891xB.

8.1.2.1 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type, as well as the performance goals, of the data acquisition system. Some key amplifier specifications to consider when selecting an appropriate amplifier to drive the inputs of the ADC are:

- *Small-signal bandwidth.* Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the low cutoff-frequency RC filter (see the [Charge Kickback Filter](#) section) at the inputs of the ADC. Higher bandwidth also minimizes the harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, select the amplifier with a unity gain bandwidth (UGB) as described in [Equation 16](#):

$$\text{UGB} \geq 4 \times \left(\frac{1}{2\pi \times R_{\text{FLT}} \times C_{\text{FLT}}} \right) \quad (16)$$

Application Information (continued)

- **Noise.** Noise contribution of the front-end amplifiers must be as low as possible to prevent any degradation in SNR performance of the system. Generally, to make sure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit must be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is band-limited by designing a low cutoff frequency RC filter, as explained in [Equation 17](#).

$$N_G \times \sqrt{2} \times \sqrt{\left(\frac{V_1 / f_{AMP_PP}}{6.6}\right)^2 + e_{n_RMS}^2 \times \frac{\pi}{2} \times f_{-3dB}} \leq \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20}\right)}$$

where:

- V_1 / f_{AMP_PP} is the peak-to-peak flicker noise in μV
 - e_{n_RMS} is the amplifier broadband noise density in nV/\sqrt{Hz}
 - f_{-3dB} is the 3-dB bandwidth of the RC filter
 - N_G is the noise gain of the front-end circuit that is equal to 1 in a buffer configuration (17)
- **Distortion.** Both the ADC and the input driver introduce distortion in a data acquisition block. To make sure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver must be at least 10 dB less than the distortion of the ADC, as shown in [Equation 18](#).

$$THD_{AMP} \leq THD_{ADC} - 10 \text{ (dB)} \quad (18)$$

- **Settling Time.** For dc signals with fast transients that are common in a multiplexed application, the input signal must settle within an 18-bit accuracy at the device inputs during the acquisition time window. This condition is critical to maintain the overall linearity performance of the ADC. Typically, amplifier data sheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 18-bit accuracy. Therefore, always verify the settling behavior of the input driver by TINA-TI™ SPICE simulations before selecting the amplifier.

Application Information (continued)

8.1.2.2 Charge Kickback Filter

A RC filter at the input pins of the ADC filters the broadband noise from the front-end drive circuitry, and attenuates the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} , is connected from each input pin of the ADC to the ground (as shown in Figure 99). This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. Generally, the value of this capacitor must be at least 20 times the specified value of the ADC sampling capacitance. For the ADS891xB, the input sampling capacitance is equal to 60 pF; therefore, keep C_{FLT} greater than 1.2 nF. The capacitor must be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequencies, and times.




Figure 99. Charge Kickback Filter Configuration

Driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} helps with amplifier stability, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design. For the ADS891xB, limit the value of R_{FLT} to a maximum of 2.5- Ω in order to avoid any significant degradation in linearity performance. Keep the tolerance of the selected resistors less than 1% to keep the inputs balanced.

8.2 Typical Application

Design an application circuit optimized for using the ADS891xB to achieve:

- > 101-dB SNR, < -120-dB THD,
- < ±1-LSB linearity, and
- Maximum-specified throughput




Figure 100. Differential-Input Data Acquisition Circuit for Lowest Distortion and Noise Using the ADS891xB

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 21 as the input parameters.

Table 21. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|------------------|---------------|
| Power supply | 5 V |

8.2.2 Detailed Design Procedure

The application circuit is illustrated in [Figure 100](#). For simplicity, power-supply decoupling capacitors are not shown in these circuit diagrams; see the [Power-Supply Recommendations](#) section for suggested guidelines.

The reference voltage of 4.5 V in this design is generated by the high-precision, low-noise [REF5045](#) circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 16 Hz.

The input signal is processed through the [OPA2625](#) (a high-bandwidth, low-distortion, high-precision amplifier in an inverting gain configuration) and a low-pass RC filter before being fed into the ADC. Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the OPA2625 in an inverting gain configuration. The low-power OPA2625 as an input driver provides exceptional ac performance because of its extremely low-distortion and high-bandwidth specifications. To exercise the complete dynamic range of the device, the common-mode voltage at the ADS891xB inputs is established at a value of 2.25 V ($4.5\text{ V} / 2$) by using the noninverting pins of the OPA2625 amplifiers.



In addition, the components of the charge kickback filter keep the noise from the front-end circuit low without adding distortion to the input signal. For a complete schematic, see the [ADS8910BEVM-PDK user's guide](#) located in the [ADS8910B SAR Analog to Digital Converter Evaluation Module](#) web folder at [www.ti.com](#).

The same circuit is used in reference design TIPD211, a step-by-step process to design a [18-Bit, 1-MSPS, 4-Ch Small Form Factor Design for Test and Measurement Applications](#) using four ADS8910B SAR ADCs, four OPA2625 precision amplifiers and one REF5050 precision reference.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to [TI Precision Design TIPD211, 18-Bit, 1-MSPS, 4-Ch Small Form Factor Design for Test and Measurement Applications \(TIDUBW7\)](#).

8.2.3 Application Curves



9 Power-Supply Recommendations

The devices have two separate power supplies: RV_{DD} and DV_{DD} . The internal reference buffer and the internal LDO operate on RV_{DD} . The ADC core operates on the LDO output (available on the DECAP pins). DV_{DD} is used for the interface circuits. RV_{DD} and DV_{DD} can be independently set to any value within their permissible ranges.

The RV_{DD} supply voltage value defines the permissible range for the external reference voltage V_{REF} on REFIN pin as:

$$2.5 \text{ V} \leq V_{REF} \leq (RV_{DD} - 0.3) \text{ V} \quad (19)$$

In other words, to use the external reference voltage of V_{REF} , set RV_{DD} so that:

$$3 \text{ V} \leq RV_{DD} \leq (V_{REF} + 0.3) \text{ V} \quad (20)$$

Place a 10- μF decoupling capacitor between the RV_{DD} and GND pins, and between the DV_{DD} and GND pins, as shown in [Figure 103](#). Use a minimum 1- μF decoupling capacitor between the DECAP pins and the GND pin.




Figure 103. Power-Supply Decoupling

10 Layout

10.1 Layout Guidelines

This section provides some layout guidelines for achieving optimum performance with the ADS891xB device family.

10.1.1 Signal Path

As illustrated in [Figure 104](#), the analog input signals are routed in opposite directions to the digital connections. The reference decoupling components are kept away from the switching digital signals. This arrangement prevents noise generated by digital switching activity from coupling to sensitive analog signals.

10.1.2 Grounding and PCB Stack-Up

Low inductance grounding is critical for achieving optimum performance. Grounding inductance is kept below 1 nH with 15-mil grounding vias and a printed circuit board (PCB) layout design that has at least four layers. Place all critical components of the signal chain on the top layer with a solid analog ground from subsequent inner layers to minimize via length to ground.

For lowest inductance grounding, connect the GND pins of the ADS891xB (pin 11 and pin 15) directly to the device thermal pad and place at least four 8-mil grounding vias on the device thermal pad.

10.1.3 Decoupling of Power Supplies

Place the decoupling capacitors on $R_{V_{DD}}$, the LDO output, and DV_{DD} within 20 mil from the respective pins, and use a 15-mil via to ground from each capacitor. Avoid placing vias between any supply pin and the respective decoupling capacitor.

10.1.4 Reference Decoupling

Dynamic currents are also present at the REFBUFOUT and REFM pins during the conversion phase, and excellent decoupling is required to achieve optimum performance. Place a 22- μ F, X7R-grade, ceramic capacitor with at least 10-V rating and an ESR of 1- Ω between the REFBUFOUT and the REFM pins, as illustrated in [Figure 104](#). Select 0603- or 0805-size capacitors to keep equivalent series inductance (ESL) low. Connect the REFM pins to the decoupling capacitor before a ground via.

10.1.5 Differential Input Decoupling

Dynamic currents are also present at the differential analog inputs of the ADS891xB. Use C0G- or NPO-type capacitors to decouple these inputs because with these type of capacitors, capacitance stays almost constant over the full input voltage range. Lower-quality capacitors (such as X5R and X7R) have large capacitance changes over the full input-voltage range that may cause degradation in the performance of the device.

10.2 Layout Example




Figure 104. Recommended Layout

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

相关文档如下：

- 《[ADS8910BEVM-PDK 用户指南](#)》（文献编号：SBAU268）
- 《[适用于测试和测量应用的 18 位、1MSPS、4 通道 小外形尺寸 参考设计](#)》（文献编号：TIDUBW7）
- 《[OPAx625 高带宽、高精度、低 THD+N、16 位和 18 位模数转换器 \(ADC\) 驱动器数据表](#)》（文献编号：SBOS688）
- 《[REF5050 低噪声、超低漂移、精密电压基准数据表](#)》（文献编号：SBOS410）

11.2 相关链接

下面的表格中列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 22. 相关链接

| 器件 | 产品文件夹 | 样片与购买 | 技术文档 | 工具与软件 | 支持与社区 |
|----------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| ADS8910B | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |
| ADS8912B | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |
| ADS8914B | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |

11.3 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

multiSPI, TINA-TI, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

| | 产品 | | 应用 |
|---------------|--|--------------|--|
| 数字音频 | www.ti.com.cn/audio | 通信与电信 | www.ti.com.cn/telecom |
| 放大器和线性器件 | www.ti.com.cn/amplifiers | 计算机及周边 | www.ti.com.cn/computer |
| 数据转换器 | www.ti.com.cn/dataconverters | 消费电子 | www.ti.com.cn/consumer-apps |
| DLP® 产品 | www.dlp.com | 能源 | www.ti.com.cn/energy |
| DSP - 数字信号处理器 | www.ti.com.cn/dsp | 工业应用 | www.ti.com.cn/industrial |
| 时钟和计时器 | www.ti.com.cn/clockandtimers | 医疗电子 | www.ti.com.cn/medical |
| 接口 | www.ti.com.cn/interface | 安防应用 | www.ti.com.cn/security |
| 逻辑 | www.ti.com.cn/logic | 汽车电子 | www.ti.com.cn/automotive |
| 电源管理 | www.ti.com.cn/power | 视频和影像 | www.ti.com.cn/video |
| 微控制器 (MCU) | www.ti.com.cn/microcontrollers | | |
| RFID 系统 | www.ti.com.cn/rfidsys | | |
| OMAP应用处理器 | www.ti.com/omap | | |
| 无线连通性 | www.ti.com.cn/wirelessconnectivity | 德州仪器在线技术支持社区 | www.deyisupport.com |

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| ADS8910BRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 8910B | Samples |
| ADS8910BRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 8910B | Samples |
| ADS8912BRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 8912B | Samples |
| ADS8912BRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 8912B | Samples |
| ADS8914BRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 8914B | Samples |
| ADS8914BRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 8914B | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| ADS8910BRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS8910BRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS8912BRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS8912BRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS8914BRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS8914BRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ADS8910BRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS8910BRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS8912BRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS8912BRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS8914BRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS8914BRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |

RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4204104/G 07/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Quad Flatpack, No-Leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA

RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206344-5/AK 08/15

NOTES: A. All linear dimensions are in millimeters

RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或间接权限制作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独自负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

| | 产品 | | 应用 |
|---------------|--|--------------|--|
| 数字音频 | www.ti.com.cn/audio | 通信与电信 | www.ti.com.cn/telecom |
| 放大器和线性器件 | www.ti.com.cn/amplifiers | 计算机及周边 | www.ti.com.cn/computer |
| 数据转换器 | www.ti.com.cn/dataconverters | 消费电子 | www.ti.com.cn/consumer-apps |
| DLP® 产品 | www.dlp.com | 能源 | www.ti.com.cn/energy |
| DSP - 数字信号处理器 | www.ti.com.cn/dsp | 工业应用 | www.ti.com.cn/industrial |
| 时钟和计时器 | www.ti.com.cn/clockandtimers | 医疗电子 | www.ti.com.cn/medical |
| 接口 | www.ti.com.cn/interface | 安防应用 | www.ti.com.cn/security |
| 逻辑 | www.ti.com.cn/logic | 汽车电子 | www.ti.com.cn/automotive |
| 电源管理 | www.ti.com.cn/power | 视频和影像 | www.ti.com.cn/video |
| 微控制器 (MCU) | www.ti.com.cn/microcontrollers | | |
| RFID 系统 | www.ti.com.cn/rfidsys | | |
| OMAP应用处理器 | www.ti.com.cn/omap | | |
| 无线连通性 | www.ti.com.cn/wirelessconnectivity | 德州仪器在线技术支持社区 | www.deyisupport.com |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated