

ON Semiconductor®

# **FDC6327C**

## Dual N & P-Channel 2.5V Specified PowerTrench™ MOSFET

### **General Description**

These N & P-Channel 2.5V specified MOSFETs are produced using ON Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain low gate charge for superior switching performance.


These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.


### **Applications**

- DC/DC converter
- Load switch
- Motor driving

### **Features**

- N-Channel 2.7A, 20V. R  $_{\rm DS(on)}$  = 0.08 $\Omega$  @ V  $_{\rm GS}$  = 4.5V  $_{\rm DS(on)}$  = 0.12 $\Omega$  @ V  $_{\rm GS}$  = 2.5V
- P-Channel -1.6A, -20V.R  $_{\rm DS(on)}$  = 0.17 $\Omega$  @ V  $_{\rm GS}$  = -4.5V  $_{\rm DS(on)}$ = 0.25 $\Omega$  @ V  $_{\rm GS}$  = -2.5V
- · Fast switching speed.
- · Low gate charge.
- High performance trench technology for extremely low  $R_{\mbox{\tiny DS(ON)}}.$
- SuperSOT<sup>™</sup>-6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).





### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

7 11000101	io maximiani realingo A				
Symbol	Parameter		N-Channel	P-Channel	Units
V <sub>DSS</sub>	Drain-Source Voltage		20	-20	V
V <sub>GSS</sub>	Gate-Source Voltage		<u>+</u> 8	<u>+</u> 8	V
D	Drain Current - Continuous	(Note 1a)	2.7	-1.9	Α
	- Pulsed		8	-8	
O <sub>D</sub>	Power Dissipation	(Note 1a)	0.96		W
		(Note 1b)	0.	.9	
		(Note 1c)	0.	.7	
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperature Range		-55 to +150		∘C
Therma	I Characteristics				
$R_{\theta^{\mathrm{JA}}}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	130		°C/W
Raic	Thermal Resistance, Junction-to-Case	(Note 1)	60		°C/W

Package Marking and Ordering Information

1 dokago marking and ordering intermation									
Device Marking	Device	Reel Size	Tape Width	Quantity					
.327	FDC6327C	7"	8mm	3000					

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	N-Ch P-Ch	20 -20			V
<u>A</u> BVdss ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to 25°C $I_D = -250 \mu A$ , Referenced to 25°C	N-Ch P-Ch		12 -19		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch P-Ch			1 -1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$	All			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$	All			-100	nA
On Chai	racteristics (Note 2) Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	N-Ch	0.4	0.9	1.5	V
$V_{GS(th)}$	Gate Threshold Voltage		_			_	V
	Cata Thuashald Maltaga	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-0.4	-0.9 -2.1	-1.5	mV/°C
<u>A</u> VGS(th) ΛΤ.	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to 25°C $I_D = -250 \mu A$ , Referenced to 25°C	N-Ch P-Ch		2.3		mv/°C
R <sub>DS(on)</sub>	Static Drain-Source	$V_{GS} = 4.5 \text{ V}, I_D = 2.7 \text{ A}$	N-Ch		0.069	0.08	Ω
US(on)	On-Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 2.7 \text{ A}, T_J = 125 ^{\circ}\text{C}$	N-Ch		0.003	0.13	52
		$V_{GS} = 2.5 \text{ V}, I_D = 2.2 \text{ A}$	N-Ch		0.093	0.12	
		$V_{GS} = -4.5 \text{ V}, I_D = -1.6 \text{ A}$	P-Ch		0.141	0.17	
		$V_{GS} = -4.5 \text{ V}, I_D = -1.6 \text{ A}, T_J = 125 ^{\circ}\text{C}$	P-Ch		0.203	0.27	
		$V_{GS} = -2.5 \text{ V}, I_D = -1.3 \text{ A}$	P-Ch		0.205	0.25	
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	N-Ch	8			Α
		$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	P-Ch	-8			
<b>g</b> FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 2.7 \text{ A}$	N-Ch		7.7		S
		$V_{DS} = -5 \text{ V}, I_{D} = -1.9 \text{ A}$	P-Ch		4.5		
Dvnami	c Characteristics						
C <sub>iss</sub>	Input Capacitance	N-Channel V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	N-Ch P-Ch		325 315		pF
C <sub>oss</sub>	Output Capacitance	P-Channel	N-Ch P-Ch		75 65		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	N-Ch P-Ch		35 24		pF

<b>Electrical Characteristics</b>	(continued)	T <sub>A</sub> = 25°C unless otherwise noted
-----------------------------------	-------------	--

Symbol	Parameter	lest Conditions	туре	win	IVP	wax	Units		
Switching Characteristics (Note 2)									
t <sub>d(on)</sub>	Turn-On Delay Time	N-Channel $V_{DD} = 10 \text{ V}, I_D = 1 \text{ A},$	N-Ch P-Ch		5 7	15 14	ns		
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 4.5V$ , $R_{GEN} = 6 \Omega$	N-Ch P-Ch		9 14	18 25	ns		
t <sub>d(off)</sub>	Turn-Off Delay Time	P-Channel $V_{DD} = -10 \text{ V}, I_D = -1 \text{ A},$	N-Ch P-Ch		12 14	22 25	ns		
t <sub>f</sub>	Turn-Off Fall Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$	N-Ch P-Ch		3	9	ns		
Qg	Total Gate Charge	N-Channel $V_{DS} = 10 \text{ V}, I_{D} = 2.7 \text{ A}, V_{GS} = 4.5 \text{V}$	N-Ch P-Ch		3.25 2.85	4.5 4.0	nC		
Q <sub>gs</sub>	Gate-Source Charge	P-Channel	N-Ch P-Ch		0.65 0.68		nC		
$Q_{gd}$	Gate-Drain Charge	$V_{DS} = -10 \text{ V}, I_{D} = -1.9 \text{ A}, V_{GS} = -4.5 \text{V}$	N-Ch P-Ch	·	0.90 0.65		nC		

**Drain-Source Diode Characteristics and Maximum Ratings** 

Is	Maximum Continuous Drain-Source Diode Forward Current		N-Ch P-Ch		0.8	Α
		T .	P-UII		-0.8	
$V_{SD}$	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, I_S = 0.8 \text{ A}$ (Note 2)	N-Ch	0.76	1.2	V
	Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -0.8 \text{ A}$ (Note 2)	P-Ch	-0.79	-1.2	

#### Notes:

1: R<sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.

R<sub>BJC</sub> is guaranteed by design while R<sub>BJA</sub> is determined by the user's board design. Both devices are assumed to be operating and sharing the dissipated heat energy equally.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.



b) 140 °C/W when mounted on a 0.005 in² pad of 2 oz. copper.



c) 180 °C/W when mounted on a 0.0015 in² pad of 2 oz. copper.

Scale 1: 1 on letter size paper

2: Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%

## **Typical Characteristics: N-Channel**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# Typical Characteristics: N-Channel (continued)







Figure 7. Gate-Charge Characteristics.

Figure 8. Capacitance Characteristics.







Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.


## **Typical Characteristics: P-Channel**



2.4 2.2 2.3 1.8 1.6 1.4 1.2 1.0.8 0 2 4 6 8 10 1.0.9 DIRAIN CURRENT (A)

Figure 11. On-Region Characteristics.

Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 13. On-Resistance Variation with Temperature.

Figure 14. On-Resistance Variation with Gate-to-Source Voltage.







Figure 15. Transfer Characteristics.

Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

# Typical Characteristics: P-Channel (continued)







Figure 17. Gate-Charge Characteristics.

Figure 18. Capacitance Characteristics.






Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.

# Typical Characteristics: N & P-Channel (continued)




Figure 21. Transient Thermal Response Curve.

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative