# Product Preview Low Power Peak EMI Reducing Solution

### Description

The ASM3P2775A is a versatile spread spectrum frequency modulator designed specifically for a wide range of clock frequencies. The ASM3P2775A reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of all clock dependent signals. The ASM3P2775A allows significant system cost savings by reducing the number of circuit board layers, ferrite beads and shielding that are traditionally required to pass EMI regulations.

The ASM3P2775A uses the most efficient and optimized modulation profile approved by the FCC and is implemented by using a proprietary all digital method.

The ASM3P2775A modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation.'

### Applications

The ASM3P2775A is targeted towards all portable devices with very low power requirements like MP3 players and digital still cameras.

### Features

- Generates an EMI Optimized Clock Signal at the Output
- Integrated Loop Filter Components
- Operates with a 3.3 V Supply
- Operating Current less than 4 mA
- Low Power CMOS Design
- Input Frequency Range: 13 MHz to 30 MHz
- Generates a 1X Low EMI Spread Spectrum Clock of the Input Frequency
- Frequency Deviation: ±1.8% (Typ) @ 14.7 MHz Input Frequency
- Available in 6-pin TSOT-23, 8-pin SOIC and 8-pin TSSOP Packages
- Commercial Temperature Range
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



# **ON Semiconductor®**


http://onsemi.com



TSOT-6 O SUFFIX CASE 419AF

TSSOP-8 T SUFFIX CASE 948AL

SOIC-8 S SUFFIX CASE 751BD




### **KEY SPECIFICATIONS**

Description	Specification
Supply Voltage	$\text{VDD} = 3.3 \text{ V} \pm 0.3 \text{ V}$
Cycle-to-Cycle Jitter	200 pS (Typ)
Output Duty Cycle	45/55% (worst case)
Modulation Rate Equation	F <sub>IN</sub> /640
Frequency Deviation	±1.8% (Typ) @ 14.7 MHz

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




### Table 1. PIN DESCRIPTION (6-Pin TSOT-23 Package)

Pin#	Pin Name	Туре	Description
1	PD	I	Power-down control pin. Pull low to enable power-down mode. Connect to VDD if not used.
2	XOUT	0	Crystal connection. If using an external reference, this pin must be left unconnected.
3	XIN / CLKIN	I	Crystal connection or external reference frequency input. This pin has dual functions. It can be connected either to an external crystal or an external reference clock.
4	VDD	Р	Power supply for the entire chip.
5	ModOUT	0	Spread spectrum clock output.
6	VSS	Р	Ground connection.

### Table 2. PIN DESCRIPTION (8-Pin SOIC and TSSOP Packages)

Pin#	Pin Name	Туре	Description
1	XIN / CLKIN	I	Crystal connection or external reference frequency input. This pin has dual functions. It can be connected either to an external crystal or an external reference clock.
2	XOUT	0	Crystal connection. If using an external reference, this pin must be left unconnected.
3	PD	I	Power-down control pin. Pull low to enable power-down mode. Connect to VDD if not used.
4	NC	-	No connect.
5	VSS	Р	Ground connection.
6	ModOUT	0	Spread spectrum clock output.
7	NC	_	No connect.
8	VDD	Р	Power supply for the entire chip.



### Figure 2. Modulation Profile

#### **Table 3. SPECIFICATIONS**

Description	Specification
Frequency Range	13 MHz < CLKIN < 30 MHz
Modulation Equation	F <sub>IN</sub> /640
Frequency Deviation	±1.8% (Typ) @ 14.7 MHz

#### **Table 4. ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Rating	Unit
VDD, V <sub>IN</sub>	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T <sub>STG</sub>	Storage temperature	-65 to +125	°C
T <sub>A</sub>	Operating temperature	-40 to +85	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
Т <sub>Ј</sub>	Junction Temperature	150	°C
T <sub>DV</sub>	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **Table 5. DC ELECTRICAL CHARACTERISTICS**

(Test condition: All parameters are measured at room temperature (+25°C) unless otherwise stated.)

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low voltage	VSS-0.3	-	0.8	V
VIH	Input high voltage	2.0	-	VDD+0.3	V
IIL	Input low current	-	-	-35	μA
I <sub>IH</sub>	Input high current	-	-	35	μA
I <sub>XOL</sub>	XOUT output low current (@ 0.4 V, VDD = 3.3 V)	-	3	-	mA
I <sub>XOH</sub>	XOUT output high current (@ 2.5 V, VDD = 3.3 V)	-	3	-	mA
V <sub>OL</sub>	Output low voltage (VDD = 3.3 V, I <sub>OL</sub> = 8 mA)	-	-	0.4	V
V <sub>OH</sub>	Output high voltage (VDD = 3.3 V, I <sub>OH</sub> = 8 mA)	2.5	-	-	V
I <sub>DD</sub>	Static supply current (Note 1)	-	-	10	μA
I <sub>CC</sub>	Dynamic supply current (3.3 V, 16 MHz and no load)	-	3.5	-	mA
$V_{DD}$	Operating voltage	3.0	3.3	3.6	V
t <sub>ON</sub>	Power-up time (first locked cycle after power-up) (Note 2)	-	-	5	mS
Z <sub>OUT</sub>	Output impedance	-	45	-	Ω

XIN / CLKIN pin and PD pin are pulled low.
 VDD and XIN / CLKIN input are stable, PD pin is made high from low.


### **Table 6. AC ELECTRICAL CHARACTERISTICS**

Symbol	Pa	Min	Тур	Мах	Unit	
CLKIN	Input frequency	Input frequency			30	MHz
ModOUT	Output frequency	Output frequency		-	30	MHz
f <sub>d</sub>	Frequency Deviation	Input Frequency = 13 MHz	-	±1.85	-	%
		Input Frequency = 30 MHz	-	±1.45	-	
t <sub>LH</sub> (Note 3)	Output rise time (measured	Output rise time (measured at 0.8 V to 2.0 V)			1.3	nS
t <sub>HL</sub> (Note 3)	Output fall time (measured	Output fall time (measured at 2.0 V to 0.8 V)			1.0	nS
t <sub>JC</sub>	Jitter (cycle-to-cycle)	-	200	300	pS	
t <sub>D</sub>	Output duty cycle	Output duty cycle			55	%

3.  $t_{LH}$  and  $t_{HL}$  are measured into a capacitive load of 15 pF.


#### **Table 7. TYPICAL CRYSTAL SPECIFICATIONS**

Fundamental AT Cut Parallel Resonant Crystal				
Nominal frequency	14.31818 MHz			
Frequency tolerance	±50 ppm or better at 25°C			
Operating temperature range	-25°C to +85°C			
Storage temperature	-40°C to +85°C			
Load capacitance	18 pF			
Shunt capacitance	7 pF maximum			
ESR	25 Ω			



$$\label{eq:CL} \begin{split} &C_L=2^{\star}(C_P-C_S),\\ &Where \ C_P=Load\ capacitance\ of\ crystal\ from\ crystal\ vendor\ datasheet.\\ &CS\ =\ Stray\ capacitance\ due\ to\ CIN,\ PCB,\ Trace,\ etc. \end{split}$$

Figure 3. Typical Crystal Interface Circuit




Note: Refer to Pin Description table for Functionality details.

Figure 4. Typical Application Schematic

### PACKAGE DIMENSIONS


TSOT-23, 6 LEAD CASE 419AF-01 ISSUE O

Г



SYMBOL	MIN	NOM	MAX	
А			1.00	
A1	0.01	0.05	0.10	
A2	0.80	0.87	0.90	
b	0.30		0.45	
с	0.12	0.15	0.20	
D	2.90 BSC			
E		2.80 BSC		
E1		1.60 BSC		
е		0.95 TYP		
L	0.30	0.40	0.50	
L1	0.60 REF			
L2	0.25 BSC			
θ	0°		8°	


TOP VIEW



SIDE VIEW

Notes:


- All dimensions are in millimeters. Angles in degrees.
  Complies with JEDEC MO-193.



END VIEW


### PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O



SYMBOL MIN NOM MAX А 1.35 1.75 0.25 A1 0.10 b 0.33 0.51 С 0.19 0.25 D 4.80 5.00 Е 5.80 6.20 E1 3.80 4.00 1.27 BSC е h 0.25 0.50 L 0.40 1.27 0° 8° θ

TOP VIEW




SIDE VIEW

#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.


(2) Complies with JEDEC MS-012.



END VIEW


### PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O




SYMBOL	MIN	NOM	MAX
А			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
с	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е		0.65 BSC	
L	1.00 REF		
L1	0.50	0.60	0.75
θ	0°		8°

#### TOP VIEW



SIDE VIEW



END VIEW

#### Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-153.

#### **Table 8. ORDERING INFORMATION**

Part Number	Marking	Package Type	Temperature
ASM3P2775AF-06OR	X4LL	6-Pin TSOT-23, TAPE & REEL, Pb Free	Commercial
ASM3P2775AF-08TT	3P2775AF	8-Pin TSSOP, TUBE, Pb Free	Commercial
ASM3P2775AF-08TR	3P2775AF	8-Pin TSSOP, TAPE & REEL, Pb Free	Commercial
ASM3P2775AF-08ST	3P2775AF	8-Pin SOIC, TUBE, Pb Free	Commercial
ASM3P2775AF-08SR	3P2775AF	8-Pin SOIC, TAPE & REEL, Pb Free	Commercial
ASM3P2775AG-06OR	X3LL	6-Pin TSOT-23, TAPE & REEL, Green	Commercial
ASM3P2775AG-08TT	3P2775AG	8-Pin TSSOP, TUBE, Green	Commercial
ASM3P2775AG-08TR	3P2775AG	8-Pin TSSOP, TAPE & REEL, Green	Commercial
ASM3P2775AG-08ST	3P2775AG	8-Pin SOIC, TUBE, Green	Commercial
ASM3P2775AG-08SR	3P2775AG	8-Pin SOIC, TAPE & REEL, Green	Commercial

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative