

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FAN53202

## 5 A, 2.4 MHz, Digitally Programmable TinyBuck® Regulator

## Features

- Up to $91 \%$ Efficiency
- Quiescent Current in PFM Mode: $60 \mu \mathrm{~A}$ (Typical)
- Digitally Programmable Output Voltage:
- 0.6-1.3875 V in 12.5 mV Steps
- Best-in-Class Load Transient
- Continuous Output Current Capability: 5 A
- 2.5 V to 5.5 V Input Voltage Range
- Programmable Slew Rate for Voltage Transitions
- Fixed-Frequency Operation: 2.4 MHz
- $I^{2}$ C-Compatible Interface Up to 3.4 Mbps
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 20-Bump Wafer-Level Chip Scale Package (WLCSP)


## Applications

- Application, Graphic, and DSP Processors
- ARM ${ }^{\text {TM }}$, Krait $^{\text {TM }}$, OMAP ${ }^{\text {TM }}$, NovaThor ${ }^{\text {TM }}$, ARMADA ${ }^{\text {TM }}$
- Hard Disk Drives
- Tablets, Netbooks, Ultra-Mobile PCs
- Smart Phones
- Gaming Devices

All trademarks are the property of their respective owners.

## Description

The FAN53202 is a step-down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5 V to 5.5 V . The output voltage is programmed through an $I^{2} \mathrm{C}$ interface capable of operating up to 3.4 MHz .

Using a proprietary architecture with synchronous rectification, the FAN53202 is capable of delivering 5 A continuous at over $80 \%$ efficiency, while maintaining over $80 \%$ efficiency at load currents as low as 10 mA . The device can also support a 7 A 500 ms pulse. The regulator operates at a nominal fixed frequency of 2.4 MHz , which reduces the value of the external components to 330 nH for the inductor and as low as $22 \mu \mathrm{~F}$ for the output capacitor. Additional output capacitance can be added to improve regulation during load transients without affecting stability. Inductance up to $1.2 \mu \mathrm{H}$ may be used with additional output capacitance.
At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate in Power-Save Mode with a typical quiescent current of $60 \mu \mathrm{~A}$. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 2.4 MHz . In Shutdown Mode, the supply current drops below $1 \mu \mathrm{~A}$, reducing power consumption. PFM Mode can be disabled if constant frequency is desired. The FAN53202 is available in a 20 -bump, 1.6 x $2 \mathrm{~mm}, \mathrm{WLCSP}$.


Figure 1. Typical Application

Ordering Information

| Part Number | Power-Up <br> Defaults |  | I2C Slave <br> Address | Max <br> Pulse <br> Current <br> $\mathbf{5 0 0 m s )}$ | Temperature <br> Range | Package | Packing |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VSELO | VSEL1 |  | Device <br> Method <br> Marking |  |  |  |  |
| FAN53202UC23X | 1.15 V | 1.15 V | C 0 | 7.0 A | -40 to $85^{\circ} \mathrm{C}$ | WLCSP- <br> 20 | Tape <br> \& Reel | CK |

## Pin Configuration



Figure 2. Top View

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| A1 | VSEL | Voltage Select. When this pin is LOW, Vout is set by the VSELO register. When this pin is HIGH, Vout is set by the VSEL1 register. |
| A2 | EN | Enable. The device is in Shutdown Mode when this pin is LOW. All register values are kept during shutdown. All registers go to default values when EN pin is LOW. |
| A3 | SCL | $I^{2} \mathrm{C}$ Serial Clock |
| A4 | VOUT | VOUT. Sense pin for VOUT. Connect to COUT. |
| B1 | SDA | $\mathrm{I}^{2} \mathrm{C}$ Serial Data |
| $\begin{aligned} & \mathrm{B} 2, \mathrm{~B} 3, \\ & \mathrm{C} 1-\mathrm{C} 4 \end{aligned}$ | GND | Ground. Low-side MOSFET is referenced to this pin. $\mathrm{C}_{\mathrm{iN}}$ and $\mathrm{C}_{\text {out }}$ should be returned with a minimal path to these pins. |
| B4 | AGND | Analog Ground. All signals are referenced to this pin. Avoid routing high dV/dt AC currents through this pin. |
| $\begin{aligned} & \hline \text { D1, D2, } \\ & \text { E1, E2 } \end{aligned}$ | VIN | Power Input Voltage. Connect to the input power source. Connect to $\mathrm{C}_{\mathbb{I}}$ with minimal path. |
| $\begin{gathered} \hline \text { D3, D4, } \\ \text { E3, E4 } \end{gathered}$ | SW | Switching Node. Connect to the inductor. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Voltage on SW, VIN Pins | IC Not Switching | -0.3 | 7.0 | V |
|  |  | IC Switching | -0.3 | 6.5 |  |
|  | Voltage on All Other Pins | IC Not Switching | -0.3 | $\mathrm{V}_{\text {IN }}{ }^{(1)}$ | V |
| Vout | Voltage on VOUT Pin |  | -0.3 | 3.0 | V |
| VINOV_SLEW | Maximum Slew Rate of $\mathrm{V}_{\mathrm{IN}}>6.5 \mathrm{~V}$, PWM Switching |  |  | 100 | $\mathrm{V} / \mathrm{ms}$ |
| ESD | Electrostatic Discharge Protection Level | Human Body Model, ANSI/ESDA/JEDEC JS-001-2012 | 2500 |  | V |
|  |  | Charged Device Model per JESD22-C101 | 1500 |  |  |
| TJ | Junction Temperature |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Soldering Temperature, 10 Seconds |  |  | +260 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. Lesser of 7 V or $\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}$.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Supply Voltage Range | 2.5 |  | 5.5 | V |
| $\mathrm{l}_{\text {Out }}$ | Output Current | 0 |  | 5 | A |
| L | Inductor |  | 0.33 |  | $\mu \mathrm{H}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitor |  | 10 |  | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitor |  | 44 |  | $\mu \mathrm{~F}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating Junction Temperature | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Properties

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance ${ }^{(2)}$ |  | 38 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Note:

2. See Thermal Considerations in the Application Information section.

## Electrical Characteristics

Minimum and maximum values are at $\mathrm{V}_{\mathbb{N}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ and $\mathrm{EN}=\mathrm{HIGH}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\mathrm{I}_{\text {LOAD }}=0$ |  | 60 | 100 | $\mu \mathrm{A}$ |
| $I_{\text {SD }}$ | H/W Shutdown Supply Current | EN=GND |  | 0.1 | 5.0 | $\mu \mathrm{A}$ |
|  | S/W Shutdown Supply Current | EN= $\mathrm{V}_{\text {IN }}$, BUCK_ENx=0 |  | 41 | 75 | $\mu \mathrm{A}$ |
| Vuvio | Under-Voltage Lockout Threshold | $\mathrm{V}_{\text {IN }}$ Rising |  | 2.35 | 2.45 | V |
| V UVHYST | Under-Voltage Lockout Hysteresis |  |  | 350 |  | mV |
| EN, VSEL, SDA, SCL |  |  |  |  |  |  |
| $\mathrm{V}_{1+}$ | HIGH-Level Input Voltage |  | 1.1 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-Level Input Voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\text {LHYSt }}$ | Logic Input Hysteresis Voltage |  |  | 160 |  | mV |
| $\mathrm{I}_{\mathrm{N}}$ | Input Bias Current for Logic Pin | Input Tied to GND or 1.8 V |  | 0.01 | 1.00 | $\mu \mathrm{A}$ |
| PGOOD |  |  |  |  |  |  |
| loutl | PGOOD Pull-Down Current |  |  |  | 1 | mA |
| louth | PGOOD HIGH Leakage Current |  |  | 0.01 | 1.00 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {Out }}$ Regulation |  |  |  |  |  |  |
| $V_{\text {ReG }}$ | Vout DC Accuracy | $\text { Iout }(\mathrm{DC})=0 \text { to 5A, Auto Mode, }$ $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.5 \mathrm{~V}$ | -2.0 |  | 4.0 | \% |
| Power Switch and Protection |  |  |  |  |  |  |
| lıIMPK | P-MOS Peak Current Limit | Open Loop | 8.5 | 10.0 | 11.5 | A |
| $\mathrm{V}_{\text {SDWN }}$ | Input OVP Shutdown | Rising Threshold |  | 6.15 |  | V |
|  |  | Falling Threshold | 5.50 | 5.85 |  | V |
| Frequency Control |  |  |  |  |  |  |
| $\mathrm{f}_{\text {sw }}$ | Oscillator Frequency (FPWM) |  | 2.05 | 2.40 | 2.75 | MHz |
| RofF | VOUT Pull-Down Resistance, Disabled | $\mathrm{EN}=0$ or $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {UvLO }}$ |  | 160 |  | $\Omega$ |

Note:
3. Monotonicity assured by design.

## System Characteristics

The following table is verified by design and verified while using the following external components: $\mathrm{L}=0.33 \mu \mathrm{H}$, DFE252012F (TOKO), CIN = C2012X5R1A106M (TDK), Cout $=2 \times$ C2012X5R0J226M (TDK) These parameters are not verified in production. Minimum and maximum values are at $\mathrm{V}_{\mathbb{N}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; circuit of Figure 1, unless otherwise noted. Typical values are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{I}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=1.8 \mathrm{~V}$.

| Symbol | Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\text {OUT1 }}$ | Load Regulation | $\begin{aligned} & \mathrm{I}_{\text {Out }}=0 \mathrm{~A} \text { to } 2.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=3.8 \mathrm{~V} \\ & \text { (Auto) } \end{aligned}$ |  | 0.3 |  | \%/A |
|  |  | lout $=1 \mathrm{~A}$ to $5 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=3.8 \mathrm{~V}$ (PWM) |  | 0.1 |  |  |
| $\Delta \mathrm{V}_{\text {OUT2 }}$ | Line Regulation | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.0 \mathrm{~V}$, $\mathrm{l}_{\text {OUT }}=3 \mathrm{~A}$ |  | 0.03 |  | \%/V |
| Vout_RIPPLE | Ripple Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.8 \mathrm{~V} \text {, lout }=100 \mathrm{~mA}, \\ & \text { PFM Mode } \end{aligned}$ |  | 15 |  | mV |
|  |  | $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V} \text {, } \text { IOUT }=2000 \mathrm{~mA} \text {, }$ PWM Mode |  | 5 |  |  |
| $\eta$ | Efficiency | $\begin{aligned} & \mathrm{P}_{\mathrm{VIN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.15 \mathrm{~V}, \\ & \mathrm{lout}^{\text {OU }} 100 \mathrm{~mA} \end{aligned}$ |  | 87 |  | \% |
|  |  | $\begin{aligned} & \mathrm{P}_{\mathrm{VIN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.15 \mathrm{~V}, \\ & \mathrm{lout}=500 \mathrm{~mA} \end{aligned}$ |  | 89 |  |  |
|  |  | $\begin{aligned} & \mathrm{P}_{\mathrm{VIN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.15 \mathrm{~V}, \\ & \mathrm{lout}^{2} 2 \mathrm{~A} \end{aligned}$ |  | 89 |  |  |
| Tss | Soft-Start | EN High to $95 \%$ of Target_ $V_{\text {out }}$ (1.15 V), R LOAD $=50 \Omega$ |  | 340 |  | $\mu \mathrm{s}$ |
| $\Delta \mathrm{V}_{\text {OUt_LOAD }}$ | Load Transient | $\begin{aligned} & \text { lout }=0.1 \mathrm{~A} \Leftrightarrow 1.2 \mathrm{~A}, \\ & \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=100 \mathrm{~ns} \end{aligned}$ |  | $\pm 40$ |  | mV |
| $\Delta \mathrm{V}_{\text {OUT_LINE }}$ | Line Transient | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V} \Leftrightarrow 3.6 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=10 \mu \mathrm{~s}, \mathrm{l}_{\mathrm{OUT}}=500 \mathrm{~mA} \end{aligned}$ |  | $\pm 25$ |  | mV |
| TLIMIT | Thermal Shutdown |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |

## Typical Characteristics

Unless otherwise specified, $\mathrm{V}_{\mathbb{N}}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{OUT}}=1.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 3. Efficiency vs. Load Current and Input Voltage


Figure 5. Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {out }}=0.85 \mathrm{~V}$


Figure 7. PFM Entry / Exit Level vs. Input Voltage, $V_{\text {out }}=0.85$ V


Figure 4. Efficiency vs. Load Current and Temperature


Figure 6. Output Regulation vs. Load Current and Input Voltage, Vout=1.15 V


Figure 8. PFM Entry / Exit Level vs. Input Voltage, $V_{\text {out }}=1.15$ V

## Typical Characteristics (Continued)

Unless otherwise specified, $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 9. Output Ripple vs. Load Current


Figure 11. Quiescent Current vs. Input Voltage and Temperature, Auto PWM


Figure 13. Line Transient, $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V} \Leftrightarrow 3.6 \mathrm{~V}$, $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}=10} \mu \mathrm{~s}$ Auto Mode lout $=250 \mathrm{~mA}$


Figure 10. Frequency vs. Load Current


Figure 12. Shutdown Current vs. Input Voltage and Temperature


Figure 14. Line Transient, $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V} \Leftrightarrow 3.6 \mathrm{~V}$, $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=10 \mu \mathrm{~s}$ Auto Mode lout $=2 \mathrm{~A}$

## Typical Characteristics (Continued)

Unless otherwise specified, $\mathrm{V}_{\mathbb{N}}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{OUT}}=1.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 15. Load Transient, Iout $=0.1 \mathrm{~A} \Leftrightarrow 1.6 \mathrm{~A}$, Auto Mode $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=100 \mathrm{~ns}$


Figure 17. Load Transient, lout $=1.5 \mathrm{~A} \Leftrightarrow 3 \mathrm{~A}$, Auto Mode $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=100 \mathrm{~ns}$


Figure 16. Load Transient, Iout $=0.1 \mathrm{~A} \Leftrightarrow 1.6 \mathrm{~A}$, FPWM Mode $T_{R}=T_{F}=100 \mathrm{~ns}$


Figure 18. Load Transient, Iout $=3.5 \mathrm{~A} \Leftrightarrow 5 \mathrm{~A}$, Auto Mode $\mathrm{T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=100 \mathrm{~ns}$

## Operation Description

The FAN53202 is a step-down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V . Using a proprietary architecture with synchronous rectification, the FAN53202 is capable of delivering 5 A at over $80 \%$ efficiency. The regulator operates at a nominal frequency of 2.4 MHz at full load, which reduces the value of the external components to 330 nH for the output inductor and $22 \mu \mathrm{~F}$ for the output capacitor. High efficiency is maintained at light load with single-pulse PFM.
The FAN53202 integrates an $I^{2} \mathrm{C}$-compatible interface, allowing transfers up to 3.4 Mbps . This communication interface can be used to:

- Dynamically re-program the output voltage in 12.5 mV
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable / disable the regulator.


## Control Scheme

The FAN53202 uses a proprietary non-linear, fixedfrequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53202 operates in Discontinuous Current Diode (DCM) single-pulse PFM, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is relatively seamless, providing a smooth transition between DCM and CCM Modes.

PFM can be disabled by programming the MODE bit HIGH in the VSEL registers.

## Enable and Soft-Start

When the EN pin is LOW; the IC is shutdown, all internal circuits are off, and the part draws very little current. In this state, $\mathrm{I}^{2} \mathrm{C}$ cannot be written to or read from. All registers are reset to default values when EN pin is LOW.
When the OUTPUT_DISCHARGE bit in the CONTROL register is enabled (logic HIGH) and the EN pin is LOW or the BUCK_ENx bit is LOW, a load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK_ENx bit is HIGH activates the part and begins the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited during soft-start, allowing the IC to start into a pre-charged capacitive load.

If large output capacitance values are used, the regulator may fail to start. Maximum Cout capacitance for successfully starting with a heavy constant-current load is approximately:

$$
\begin{equation*}
\mathrm{C}_{\text {OUTMAX }} \approx\left(\mathrm{I}_{\text {LIMPK }}-\mathrm{I}_{\text {LOAD }}\right) \cdot \frac{320 \mu}{\mathrm{~V}_{\text {OUT }}} \tag{1}
\end{equation*}
$$

where Coutmax is expressed in $\mu \mathrm{F}$ and $\mathrm{I}_{\text {load }}$ is the load current during soft-start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters 3 -state before reattempting soft-start 1700 ms later. This limits the duty cycle of full output current during soft-start to prevent excessive heating.
The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK_EN bits. BUCK_ENO and BUCK_EN1 are both initialized HIGH.

Table 1. Hardware and Software Enable

| Pins |  | BITS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| EN | VSEL | BUCK_EN0 | BUCK_EN1 | Output |
| 0 | $X$ | $X$ | $X$ | OFF |
| 1 | 0 | 0 | $X$ | OFF |
| 1 | 0 | 1 | $X$ | ON |
| 1 | 1 | $X$ | 0 | OFF |
| 1 | 1 | $X$ | 1 | ON |

## VSEL Pin and $I^{2} C$ Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output voltage is given as:

$$
\begin{equation*}
V_{\text {OUT }}=0.60 \mathrm{~V}+\mathrm{NSELx} \cdot 12.5 \mathrm{mV} \tag{2}
\end{equation*}
$$

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to VSELO and VSEL HIGH corresponds to VSEL1. Upon POR, VSELO and VSEL1 are reset to their default voltages, shown in Table 5.

## Transition Slew Rate Limiting

When transitioning from a low- to high-voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the CONTROL register (Table 5 and Table 6).

Table 2. Transition Slew Rate

| Decimal | Bin | Slew Rate |  |
| :---: | :---: | :---: | :---: |
| 0 | 000 | 80 | $\mathrm{mV} / \mu \mathrm{s}$ |
| 1 | 001 | 40 | $\mathrm{mV} / \mu \mathrm{s}$ |
| 2 | 010 | 20 | $\mathrm{mV} / \mu \mathrm{s}$ |
| 3 | 011 | 10 | $\mathrm{mV} / \mu \mathrm{s}$ |
| 4 | 100 | 5 | $\mathrm{mV} / \mu \mathrm{s}$ |
| 5 | 101 | 2.5 | $\mathrm{mV} / \mu \mathrm{s}$ |
| 6 | 110 | 1.25 | $\mathrm{mV} / \mu \mathrm{s}$ |
| 7 | 111 | 0.625 | $\mathrm{mV} / \mu \mathrm{s}$ |

Transitions from high to low voltage rely on the output load to discharge VOUT to the new set point. Once the high-to-low transition begins, the IC stops switching until VOUT has reached the new set point.

## Under-Voltage Lockout

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises HIGH enough to properly operate. This ensures proper operation of the regulator during startup or shutdown.

## Input Over-Voltage Protection (OVP)

When $\mathrm{V}_{\mathrm{IN}}$ exceeds $\mathrm{V}_{\text {SDWN }}$ (about 6.2 V ) the IC stops switching to protect the circuitry from internal spikes above 6.5 V . An internal filter prevents the circuit from shutting down due to noise spikes.

## Current Limiting

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. Sixteen consecutive current limit cycles in current limit cause the regulator to shut down and stay off for about $1700 \mu$ s before attempting a restart.

## Thermal Shutdown

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally $150^{\circ} \mathrm{C}$ with a $17^{\circ} \mathrm{C}$ hysteresis ${ }^{2} \mathrm{C}$ Interface

## $I^{2}$ C Interface

The FAN53202's serial interface is compatible with Standard, Fast, Fast Plus, and HS Mode $1^{2} \mathrm{C}$-Bus ${ }^{\circledR}$ specifications. The FAN53202's SCL line is an input and its SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

## $I^{2} \mathrm{C}$ Slave Address

In hex notation, the slave address assumes a 0 LS Bit. The hex slave address is C 0 .

Table 3. $I^{2} \mathrm{C}$ Slave Address

| Hex | Bits |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
|  | $\mathbf{1}$ | $\mathbf{1}$ | 0 | 0 | 0 | 0 | 0 | $\mathrm{R} / \overline{\mathrm{W}}$ |  |

Other slave addresses can be assigned. Contact a Fairchild Semiconductor representative.

## Bus Timing

As shown in Figure 19, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.


Figure 19. Data Transfer Timing
Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 20


Figure 20. START Bit
A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 21.


Figure 21. STOP Bit
During a read from the FAN53202, the master issues a REPEATED START after sending the register address, and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 22.


Figure 22. REPEATED START Timing

## High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical, except the bus speed for HS mode is 3.4 MHz . HS Mode is entered when the bus master sends the HS master code 00001 XXX after a START condition. The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 20 that causes all slaves on the bus to switch to HS Mode. The master then sends $I^{2} \mathrm{C}$ packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure 21) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 22) Read and Write Transactions.

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as Master Drives Bus and first.
Table 4. $I^{2} C$ Bit Definitions for Figure 23 \& Figure 24

| Symbol | Definition |
| :---: | :--- |
| $R$ | REPEATED START, see Figure 22 |
| P | STOP, see Figure 21 |
| S | START, see Figure 20 |
| A | ACK. The slave drives SDA to 0 to <br> acknowledge the preceding packet. |
| $\bar{A}$ | NACK. The slave sends a 1 to NACK the <br> preceding packet. |
| R | REPEATED START, see Figure 22 |
| P | STOP, see Figure 21 |



Figure 23. Write Transaction


Figure 24. Read Transaction

## Register Description

Table 5. Map

| Hex <br> Address | Name | Function |
| :---: | :---: | :--- |
| 00 | VSELO | Controls Vout settings when VSEL pin $=0$ |
| 01 | VSEL1 | Controls Vout settings when VSEL pin $=1$ |
| 02 | CONTROL | Determines whether Vout output discharge is enabled and also the slew rate of <br> positive transitions |
| 03 | ID1 | Read-only register identifies vendor and chip type |
| 04 | ID2 | Read-only register identifies die revision |
| 05 | MONITOR | Indicates device status |

Table 6. Bit Definitions
The following table defines the operation of each register bit. Bold indicates power-on default values.

| Bit | Name | Value | Description |
| :---: | :---: | :---: | :---: |
| VSELO R/W |  | Register Address: 00 |  |
| 7 | BUCK_ENO | 1 | Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent. |
| 6 | MODE0 | 0 | Allow Auto-PFM Mode during light load. |
|  |  | 1 | Forced PWM Mode. |
| 5:0 | NSELO |  | Sets $\mathrm{V}_{\text {Out }}$ value from 0.6 V to 1.3875 V in 12.5 mV steps |
| VSEL1 R/W |  | Register Address: 01 |  |
| 7 | BUCK_EN1 | 1 | Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent. |
| 6 | MODE1 | 0 | Allow AUTO-PFM Mode during light load. |
|  |  | 1 | Forced PWM Mode. |
| 5:0 | NSEL1 |  | Sets $\mathrm{V}_{\text {Out }}$ value from 0.6 V to 1.3875 V in 12.5 mV steps |
| CONTROL R/W |  | Register Address: 02 |  |
| 7 | OUTPUT_DISCHARGE | 0 | When the regulator is disabled, $\mathrm{V}_{\text {Out }}$ is not discharged. |
|  |  | 1 | When the regulator is disabled, $\mathrm{V}_{\text {Out }}$ discharges through an internal pull-down. |
| 6:4 | SLEW | 000 | Sets the slew rate for positive voltage transitions (see Table 2). |
| 3 | Reserved | 0 | Always reads back 0 |
| 2 | Reserved | 0 | Always reads back 0 |
| 1:0 | Reserved | 00 | Always reads back 00 |
| 1 I 1 <br> $7: 5$ | R | Register Address: 03 |  |
|  | VENDOR | 100 | Signifies Fairchild as the IC vendor |
| 4 | Reserved | 0 | Always reads back 0 |
| 3:0 | DIE_ID | 0000 | Refer to ordering information |
| ID2 | R Register Address: 04 |  |  |
| 7:4 | Reserved | 0000 | Always reads back 0000 |
| 3:0 | DIE_REV | 1100 | IC mask revision |
| MONITOR R |  | Register Address: 05 |  |
| 7 | PGOOD | 0 | 1: buck is enabled and soft-start is completed |
| 6:0 | Not used | 0000000 | Always reads back 0000000 |

## Application Information

## Selecting the Inductor

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.
The ripple current $(\Delta I)$ of the regulator is:

$$
\begin{equation*}
\Delta I \approx \frac{V_{O U T}}{V_{\mathbb{N}}} \bullet\left(\frac{V_{\mathbb{N}}-V_{O U T}}{L \bullet f_{S W}}\right) \tag{3}
\end{equation*}
$$

The maximum average load current, $\mathrm{I}_{\mathrm{MAX}(\mathrm{LOAD}) \text {, is related }}$ to the peak current limit, $\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}$, by the ripple current such that:

$$
\begin{equation*}
I_{\operatorname{MAX}(\mathrm{LOAD})}=\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}-\frac{\Delta I}{2} \tag{4}
\end{equation*}
$$

The FAN53202 is optimized for operation with $\mathrm{L}=330 \mathrm{nH}$, but is stable with inductances up to $1.0 \mu \mathrm{H}$ (nominal). The inductor should be rated to maintain at least $80 \%$ of its value at ILIm(PK). Failure to do so will lower the amount of DC current the IC can deliver.
Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since $\Delta$ l increases, the RMS current increases, as do core and skin-effect losses.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{RMS}}=\sqrt{\mathrm{I}_{\mathrm{OUT}(\mathrm{DC})^{2}+\frac{\Delta \mathrm{I}^{2}}{12}} \text {. }} \tag{5}
\end{equation*}
$$

The increased RMS current produces higher losses through the $\mathrm{R}_{\mathrm{Ds}(\mathrm{ON})}$ of the IC MOSFETs as well as the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Table 7. Effects of Inductor Value (from 330 nH Recommended) on Regulator Performance

| $\mathbf{I}_{\text {MAX(LOAD) }}$ | $\Delta \mathbf{V}_{\text {OUT }}{ }^{\text {(Eq.(7)) }}$ | Transient Response |
| :---: | :---: | :---: |
| Increase | Decrease | Degraded |

## Inductor Current Rating

The current limit circuit can allow substantial peak currents to flow through L1 under worst-case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

For space-constrained applications, a lower current rating for L1 can be used. The FAN53202 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor.

## Output Capacitor and $V_{\text {out }}$ Ripple

The reference BOM suggests 0805 capacitors, but 0603 capacitors may be used if space is at a premium. Due to
voltage effects, the 0603 capacitors have a lower incircuit capacitance than the 0805 package, which can degrade transient response and output ripple.

Increasing Cout has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, $\Delta \mathrm{V}_{\text {OUT }}$, is calculated by:

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{OUT}}=\Delta \mathrm{L}_{\mathrm{L}}\left[\frac{\mathrm{f}_{\mathrm{SW}} \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{ESR}^{2}}{2 \cdot \mathrm{D} \cdot(1-\mathrm{D})}+\frac{1}{8 \cdot \mathrm{f}_{\mathrm{SW}} \cdot \mathrm{C}_{\mathrm{OUT}}}\right] \tag{6}
\end{equation*}
$$

where $\mathrm{C}_{\text {out }}$ is the effective output capacitance.
The capacitance of Cout decreases at higher output voltages, which results in higher $\Delta \mathrm{V}_{\text {OUt }}$. Equation (6) is only valid for Continuous Current Mode (CCM) operation, which occurs when the regulator is in PWM Mode.

For large Cout values, the regulator may fail to start under a load. If an inductor value greater than $1.0 \mu \mathrm{H}$ is used, at least $30 \mu \mathrm{~F}$ of $\mathrm{C}_{\text {out }}$ should be used to ensure stability.

The lowest $\Delta V_{\text {out }}$ is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz . In PFM Mode, $\mathrm{f}_{\mathrm{sw}}$ is reduced, causing $\Delta \mathrm{V}_{\text {out }}$ to increase.

## ESL Effects

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square-wave component of output ripple that results from the division ratio Cout ESL and the output inductor (Lout). The square-wave component due to the ESL can be estimated as:

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{OUT}(\mathrm{SQ})} \approx \mathrm{V}_{\mathbb{I N}} \cdot \frac{\mathrm{ESL}_{\mathrm{COUT}}}{\mathrm{~L} 1} \tag{7}
\end{equation*}
$$

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired Cout value. For example, to obtain Cout $=20 \mu \mathrm{~F}$, a single $22 \mu \mathrm{~F} 0805$ would produce twice the square wave ripple as two $x$ $10 \mu \mathrm{~F} 0805$.

To minimize ESL, try to use capacitors with the lowest ratio of length to width. 0805s have lower ESL than 1206s. If low output ripple is a chief concern, some vendors produce 0508 or 0612 capacitors with ultra-low ESL. Placing additional small-value capacitors near the load also reduces the high-frequency ripple components.

## Input Capacitor

The ceramic input capacitors should be placed as close as possible between the VIN pin and PGND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between $\mathrm{C}_{\mathbb{N}}$ and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and $\mathrm{C}_{\mathrm{IN}}$.

The effective $\mathrm{C}_{\mathbb{I N}}$ capacitance value decreases, as $\mathrm{V}_{\mathbb{I N}}$ increases due to DC bias effects. This has no significant impact on regulator performance.

## Thermal Considerations

Heat is removed from the IC through the solder bumps to the PCB copper. The junction-to-ambient thermal resistance ( $\theta_{\mathrm{JA}}$ ) is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient ( $\Delta \mathrm{T}$ ).

For the FAN53202UC, $\theta_{\mathrm{JA}}$ is $38^{\circ} \mathrm{C} / \mathrm{W}$ when mounted on its four-layer evaluation board in still air with two-ounce outer layer copper weight and one-ounce inner layers. Halving the copper thickness results in an increased $\theta_{\mathrm{JA}}$ of $48^{\circ} \mathrm{C} / \mathrm{W}$.

For long-term reliable operation, the IC's junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ should be maintained below $125^{\circ} \mathrm{C}$.

To calculate maximum operating temperature ( $\leq 125^{\circ} \mathrm{C}$ ) for a specific application:

1. Use efficiency graphs to determine efficiency for the desired $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}$, and load conditions.
2. Calculate total power dissipation using:

$$
\begin{equation*}
P_{T}=V_{O U T} \times I_{\text {LOAD }} \times\left(\frac{1}{\eta}-1\right) \tag{8}
\end{equation*}
$$

where $\eta$ is efficiency from Figure 3 and Figure 4.

## Recommended External Components

Table 8. Recommended Capacitors

| Component | Quantity | Vendor | Vendor | C $(\boldsymbol{\mu F})$ | Size | Rated |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cout $^{2}$ | 2 Pieces | C2012X5R0J226M | TDK | 22 | 0805 | 6.3 V |
| $\mathrm{C}_{\mathrm{IN}}$ | 1 Piece | C2012X5R1A106M | TDK | 10 | 0805 | 6.3 V |

$T_{1 C}=T_{A}+\Delta T$
It is important to note that the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the IC's power MOSFETs increases linearly with temperature at about $1.21 \% /{ }^{\circ} \mathrm{C}$. This causes the efficiency $(\eta)$ to degrade with increasing die temperature.

Estimate inductor copper losses using:
$P_{L}=I_{\text {LOAD }}{ }^{2} \times D C R_{L}$
3. Determine IC losses by removing inductor losses (step 3) from total dissipation:

$$
\begin{equation*}
P_{c c}=P_{T}-P_{L} \tag{10}
\end{equation*}
$$

4. Determine device operating temperature:

$$
\Delta T=P_{I C} \times \Theta_{J A} \text { and }
$$

Table 9. Recommended Inductors

| Manufacturer | Part\# | $\mathbf{L}(\mathbf{n H})$ | $\mathbf{D C R}(\mathbf{m} \mathbf{\Omega})$ | $\mathbf{I}_{\mathbf{S A T}}{ }^{(4)}$ | $\mathbf{L}$ | $\mathbf{W}$ | $\mathbf{H}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOKO $^{(4)}$ | DFE201610E-R47M | 470 | 16 | 6.3 | 2.0 | 1.6 | 1.0 |
| TOKO $^{\text {TOKO }}$ | DFE252012F_R33M | 330 | 14 | 8.5 | 2.5 | 2.0 | 1.2 |
| FOKSD0412-H-R33M | 330 | 16 | 10 | 4.0 | 4.0 | 1.2 |  |
| Mag. Layers | MMD-04ABNR33M-M1-RU | 330 | 12.5 | 7.5 | 4.5 | 4.1 | 1.2 |
| CYNTEC | PIMB041B-R33MS | 330 | 17 | 8.4 | 4.4 | 4.2 | 1.0 |
| TDK | VLC5020T-R47M | 470 | 15 | 5.4 | 5.0 | 5.0 | 2.0 |

## Note:

4. This inductor is recommended for applications with lout $<3 \mathrm{~A}$.

## Layout Recommendation



Figure 25. Guidance for Layer 1


Figure 26. Guidance for Layer 2


Figure 27. Guidance for Layer 3


Figure 28. Remote Sensing Schematic


Figure 29. Remote Sensing Guidance, Top Layer

## Physical Dimensions



Figure 30. 20-Ball, Wafer-Level Chip-Scale Package (WLCSP), 4x5 Array, 0.4 mm Pitch, $250 \mu \mathrm{~m}$ Ball

Product-Specific Dimensions

| Product | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| FAN53202UC23X | $2.015 \pm 0.03$ | $1.615 \pm 0.03$ | 0.2075 | 0.2075 |

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| AccuPower ${ }^{\text {TM }}$ | F-PFS ${ }^{\text {TM }}$ | OPTOPLANAR ${ }^{\text {® }}$ | C SYSTEM |
| :---: | :---: | :---: | :---: |
| AttitudeEngine ${ }^{\text {TM }}$ | FRFET ${ }^{\text {® }}$ |  | $\checkmark$ GENERAL ${ }^{\text {® }}$ |
| Awinda ${ }^{\text {® }}$ | Global Power Resource ${ }^{\text {SM }}$ | © | TinyBoost ${ }^{\text {® }}$ |
| AX-CAP ${ }^{\text {® }}$ | GreenBridge ${ }^{\text {TM }}$ | Power Supply WebDesigner ${ }^{\text {TM }}$ | TinyBuck ${ }^{\text {® }}$ |
| BitSic ${ }^{\text {m }}$ | Green FPS ${ }^{\text {TM }}$ | PowerTrench ${ }^{\text {® }}$ | TinyCalct ${ }^{\text {m }}$ |
| Build it Now ${ }^{\text {TM }}$ | Green FPS $^{\text {TM }}$ e-Series ${ }^{\text {™ }}$ | PowerXS ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| CorePLUS ${ }^{\text {TM }}$ | Gmax ${ }^{\text {TM }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | TINYOPTO ${ }^{\text {™ }}$ |
| CorePOWER ${ }^{\text {TM }}$ | GTO $^{\text {™ }}$ | QFET ${ }^{\text {® }}$ | TinyPower ${ }^{\text {TM }}$ |
| CROSSVOLT ${ }^{\text {m }}$ | IntelliMAX ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | TinyPWM ${ }^{\text {TM }}$ |
| CTL ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {TM }}$ | TinyWire ${ }^{\text {TM }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | Making Small Speakers Sound Louder | RapidConfigure ${ }^{\text {TM }}$ | TranSic ${ }^{\text {cm }}$ |
| DEUXPEED ${ }^{\text {® }}$ | and Better ${ }^{\text {TM }}$ | () ${ }^{\text {m }}$ | TriFault Detect ${ }^{\text {TM }}$ |
| Dual Cool ${ }^{\text {TM }}$ | MegaBuck ${ }^{\text {TM }}$ |  | TRUECURRENT ${ }^{\text {®* }}$ |
| EcosPARK ${ }^{\text {® }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | Saving our world, $1 \mathrm{mWN} / \mathrm{kW}$ at a time ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {TM }}$ |
| EfficientMax ${ }^{\text {TM }}$ | MicroFET ${ }^{\text {m }}$ | SignalWise ${ }^{\text {TM }}$ | W |
| ESBC' ${ }^{\text {™ }}$ | MicroPak ${ }^{\text {TM }}$ | SmartMax ${ }^{\text {TM }}$ | SerDes |
|  | MicroPak2 ${ }^{\text {TM }}$ | SMART STARTTM | UHC ${ }^{(8)}$ |
| Fairchild ${ }^{\text {® }}$ | MillerDrive ${ }^{\text {Tm }}$ | Solutions for Your Success SPM ${ }^{\text {® }}$ | Ultra FRFET ${ }^{\text {m }}$ |
| Fairchild Semiconductor ${ }^{\text {® }}$ | MotionMax ${ }^{\text {TM }}$ | STEALTH ${ }^{\text {TM }}$ | UniFET ${ }^{\text {TM }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ | MotionGrid ${ }^{\text {® }}$ | SuperFET ${ }^{\text {® }}$ | VCX ${ }^{\text {TM }}$ |
| FACT ${ }^{\text {® }}$ | MTi ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {m-3 }}$ | VisualMax ${ }^{\text {TM }}$ |
| FAST ${ }^{\text {® }}$ | MTX ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {TM-6 }}$ - | VoltagePlus ${ }^{\text {TM }}$ |
| FastvCore ${ }^{\text {Tm }}$ | MVN ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {TM }}$ - 8 | $X^{T M}$ |
| FETBench ${ }^{\text {™ }}$ | mWSaver | SupreMOS ${ }^{\text {® }}$ | Xsens ${ }^{\text {TM }}$ |
| FPS ${ }^{\text {™ }}$ | OptoHit ${ }^{\text {m }}$ <br> OPTOLOGIC ${ }^{\text {® }}$ | SyncFET ${ }^{\text {m }}$ | 仙童 ${ }^{\text {TM }}$ |
|  |  | Sync-Lock ${ }^{\text {TM }}$ |  |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.


## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT HTTP:/MWWW.FAIRCHILDSEMI.COM. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY
Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our extemal website, www.fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.
PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change <br> in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

