Page



# V•I Chip<sup>™</sup> Module Soldering Recommendations

Paul Yeaman, Director of V·I Chip Applications Engineering

(	C	on	tents	5

## Introduction

Introduction	1
MSL Handling	1
<u>Solder</u> Process Design	<u>2</u>
<u>Solder Paste Stencil Design</u>	<u>2</u>
<u>Pick &amp; Place</u>	<u>2</u>
Solder Reflow Method	<u>2</u>
Chip Bonder Adhesive Application	<u>2</u>
<u>Chip Bonder Epoxy</u> <u>Selection</u> <u>Criteria</u>	<u>3</u>
<u>Dispensing</u> <u>Details</u>	<u>3</u>
225°C Reflow Procedure	<u>3</u>
<u>245°C Reflow Procedure</u>	<u>5</u>
General Guidelines for Soldering	<u>6</u>
<u>Maximum Temperature</u> <u>Difference Across V•I Chip™</u> <u>Package</u>	<u>6</u>
<u>Generalized Guidelines for</u> <u>Convection Reflow of</u> <u>V•I Chip™ Modules</u>	<u>6</u>
Post Reflow Process	Ζ
<u>Cleaning</u>	Ζ
Inspection	Ζ
Hand Soldering	<u>10</u>
<u>V•I</u> <u>Chip™ Module</u> <u>Removal</u>	<u>10</u>
<u>V•I Chip™ Module</u> <u>Replacement or Rework</u>	<u>11</u>
<u>Conclusion</u>	<u>11</u>

Table 1: MSL ratings, peak reflow temperature, and maximum number of reflows for V•I Chip™ product. V•I Chip<sup>™</sup> products are intended for reflow soldering assembly. The information contained in this document defines the processing conditions required for successful attachment to a PCB. Failure to follow the recommendations provided can result in aesthetic defects, as well as device failure or reduced reliability due to compromised solder joint integrity.

# **MSL** Handling

V•I Chip<sup>™</sup> device Moisture Sensitivity Level (MSL) is a function of the peak reflow temperature to which the components will be exposed during the reflow operation. Components should remain in the dry vacuum bag during storage prior to assembly. Exposure to ambient humidity for periods longer than those specified in Table 1 below will require that the component is baked at 125°C for at least 24 hours prior to assembly to remove moisture from the package. V•I Chip<sup>™</sup> modules may be baked multiple times to remove moisture; however the maximum bake temperature should not exceed 125°C.

Exposure time to ambient humidity conditions between reflow cycles is considered cumulative, therefore if a V•I Chip<sup>™</sup> module is to be exposed to a reflow soldering process multiple times, care must be taken to insure that the total exposure time to ambient conditions does not exceed the MSL rating for the device.

Peak Case Temperature During Reflow (Per JEDEC J-STD-020)	Moisture Sensitivity Level	Cumulative Exposure Time to Ambient Conditions Before Bake Process is Required (hours)	Number of Reflows at this Condition
225°C	5	48	3
245°C	6	4	3

MSL and reflow temperatures vary by product. Please refer to the specific product data sheet for the appropriate MSL and reflow rating for the product being handled. Failure to follow the MSL handling listed on the datasheet or the bake procedure may result in damage to the V•I Chip™ package incurred during the reflow procedure. This damage could include package blistering, delamination, or internal solder shorting resulting in loss of electrical functionality or reduced operating life. Internal damage may occur which is not visible by external inspection.









# Solder Process Design

### Solder Paste Stencil Design

The V•I Chip<sup>TM</sup> J-leads are coplanar to within 4 mils (0.004"). For this reason the absolute minimum solder paste thickness is 6 mils. An acceptable solder joint must have a bond line that is much greater than 0.002" in length. This may require the solder paste to be thicker than 6 mils to account for flux content and transfer efficiency. The stencil apertures should be 0.9:1.

### For 225°C reflow:

63/37 SnPb, either no-clean or water-washable solder paste should be used. Other types of SnPb solder pastes may be used provided the device can be safely reflowed without exceeding its maximum case temperature.

#### For 245°C (lead free) reflow:

SAC 305, either no-clean or water-washable solder paste should be used. Other types of lead free solder pastes may be used if the module can be safely reflowed without exceeding its maximum case temperature.

### Pick & Place

The V•I Chip modules should be placed within  $\pm$  5 mils. To maintain placement position, the modules should not be subjected to acceleration greater than 500 in/sec<sup>2</sup> between pick & place and reflow. All people or equipment handling V•I Chip modules should have proper ESD protection to avoid damaging the units during the mounting process.


### **Solder Reflow Method**

A forced-air convection oven is recommended for reflow attachment of V•I Chip modules. Other types of reflow methods (Vapor Phase, IR, etc.) have not been qualified for use with V•I Chip modules and should be studied to insure that the unit's maximum case temperature, time above liquidus, or temperature gradient is not exceeded during reflow.

### **Chip Bonder Adhesive Application**

#### Background

A chip bonder adhesive epoxy should be used to hold the V•I Chip module in place if exposed to subsequent reflow conditions after the initial reflow. In addition, engineering best practices supports the use of the chip bonder adhesive to relieve mechanical stress from the J-lead solder joints. The epoxy is dispensed on the PCB after the solder screen printing process before the V•I Chip module is placed on the board and subjected to solder reflow (as shown below).



Page 2 of 11




### Chip Bonder Epoxy Selection Criteria

Vicor recommends the Loctite 3621 or similar Surface mount adhesives for use in attaching V•I Chip™ modules to the PCBs. The adhesive epoxy is cured during the solder reflow and can be cured using either the leaded or the lead-free reflow profiles. Preferred properties of the chip bonder adhesives for this application include:

- One component adhesive (no mixing)
- Minimum bleed
- Low cure temperature
- Removable
- Non-electrically conductive
- Automatically dispensing capability

#### **Dispensing Details**

A two dot pattern should be used under the V•I Chip module as illustrated in Figure 2 below. Approximately 2.5 mgs of epoxy is deposited at each dot. For full-size V•I Chip modules, each dot is deposited 7 mm from the nearest edge of the V•I Chip module on the center vertical axis. For half-size V•I Chip modules, each dot is deposited 6 mm from the nearest edge of the V•I Chip module on the center vertical axis (as shown below).



## 225°C Reflow Procedure

If noted in the data sheet as 225°C reflow capable, the V•I Chip module is qualified per J-STD-020 for 3 reflows at a peak temperature of 225°C. Please refer to the individual product datasheet for the MSL level for a particular reflow temperature. Recommendations provided here are based on experiments executed on V•I Chip modules. They do not represent exact conditions present at a customer site. Hence, these recommendations should be used as guidance only and process optimizations are recommended to develop an application-specific reflow solution. There are two temperatures critical to the reflow process: the solder joint temperature and the module case temperature. The solder joint temperature should reach a temperature conducive to proper solder reflow, while the module case temperature must not exceed 225°C at any time during reflow. The delta in temperature between joint and case temperature should be kept within 10°C throughout the entire process (see Figure 3).


Figure 2: Recommended chip bonder dispense pattern for V•I Chip modules (BCM™ bus converter / VTM™ current multiplier footprints shown, same dispense pattern applies to PRM™ regulators).







During reflow, the assembly is preheated to between 100°C and 150°C and held for a minimum of one minute to evaporate solvents from solder paste. The next stage is a soak zone where the flux activation occurs and the flux reacts with the oxide and contaminants on the surfaces to be joined. The assembly is then brought to above the 183°C liquidus temperature to produce reflow of the solder. The typical time above liquidus (183°C) is preferably 60 – 90 seconds maximum. In order to achieve the appropriate temperature profile, the peak temperature and belt speed of the reflow furnace are determined based on the total mass of the assembly going through soldering.



solder reflow profile for V•I Chip™ module to board assembly.

Figure 3: Typical 225°C SnPb

The final stage is cooling. Figure 3 shows a typical reflow profile used in the reflow of SnPb eutectic or similar solder. The modules can be subjected to the maximum case temperature of 225°C up to 3 times. Between each reflow, the same MSL 5 handling procedure should be applied. Exposure to ambient conditions for more than 48 hours requires a re-bake at 125°C for 24 hours prior to reflow to remove moisture. The details for the reflow profile are summarized in Table 2.








# 245°C Reflow Procedure

If noted in the data sheet as 245°C reflow capable, the V•I Chip™ modules are qualified per J-STD-020D for 3 reflows at a peak temperature of 245°C. Again, refer to the datasheet for product specific MSL ratings. If the product is rated at MSL 6, time out of bag (TOB) should be assumed to be 4 hours unless otherwise stated. As with the 225°C reflow profile, the solder reflow recommendations provided here are based on experiments executed on V•I Chip modules and do not represent exact conditions present at a customer site.

There are two temperatures critical to the reflow process: the solder joint temperature and the module case temperature. The solder joint temperature should reach a temperature conducive to proper solder reflow, while the module case temperature must not exceed 245°C at anytime during reflow.



In the reflow step, the assembly should be heated at a rate no faster than 3°C/sec. Once the assembly is above the liquidus temperature to produce reflow of the solder, the typical time above liquidus should be between 60 – 90 seconds maximum. In order to achieve the appropriate temperature profile, the peak temperature and belt speed of the reflow furnace are determined based on the total mass of the assembly going through soldering. The final stage is cooling. Cool down rate should be no faster than 6°C/sec. Figure 4 shows a typical reflow profile used in the reflow of SAC 305 or similar solder. Between each reflow, the same MSL 6 handling procedure should be applied. Exposure to ambient conditions for more than 4 hours requires a re-bake at 125°C for 24 hours prior to reflow to remove moisture.

Figure 4: Typical 245°C solder reflow profile for V•I Chip™ module to board assembly.










# General Guidelines for Soldering

### Maximum Temperature Difference Across V•I Chip™ Package

The temperature differential across the J-lead package should be maintained at 10°C throughout the reflow process and especially during cooling shown in Figures 3 and 4 above. This temperature differential should be measured using at least two locations on the top and lead of the V•I Chip module as shown in Figure 3 below. Maintaining a low temperature gradient across the package during reflow minimizes mechanical stresses within the package and especially along the interconnect between the J-leads and the V•I Chip module. Larger gradients in temperature (>10°C) during cooling increase the likelihood of compromised solder joints leading to intermittent connections over time. With very large temperature gradients (>20°C) there is a near certainty of solder joint compromise.

Figure 5: Thermocouple location for maintaining <10°C differential across V•I Chip™ package. The temperature profile for TCASE is shown in gray in Figure 4 while the temperature profile for TJ-LEAD is shown in the pink trace.



#### Generalized Guidelines for Convection Reflow of V•I Chip™ Modules

Table 2 summarizes the V•I Chip module recommendations for J-STD-020D reflow parameters. Some of these parameters may be specified in individual V•I Chip product datasheets. In the event of a difference between the value specified in Table 2 and the datasheet, the value in the V•I Chip product datasheet supersedes the recommendation below.

Profile Feature	V•I Chip™ Module	Recommendations
Ramp-up rate	1 - 2°C/Sec	
Temperature gradient (J-lead and case of V•I Chip™ module)	10°C	
	225°C Reflow	245°C Reflow
Preheat temperature minimum (Ts-MIN)	120°C	170°C
Preheat temperature maximum (Ts-MAX)	150°C	210°C
Preheat time (ts), seconds	90 – 120	90 – 120
Liquidus temperature (TL)	183°C	217°C
Time above liquidus (tı), seconds	60 – 90	60 – 90
Peak/classification temperature (TP)	215°C	240°C
Time within 5°C of T <sub>P</sub> , seconds	5 – 10	
Ramp-down rate	1 - 2°C/Second	
Time 25°C to TP	4 to 6 minutes	


Table 2: Summary of V•I Chip™ module reflow parameter recommendations







Figure 6: Standard graph of critical reflow parameters (reference: IPC/JEDEC J-STD-020C)



# **Post Reflow Process**

### Cleaning

Following reflow, flux residue must be removed from between the V•I Chip<sup>™</sup> module J-leads otherwise this residue could become electrically conductive and cause V•I Chip module failures over time. V•I Chip modules are compatible with standard water wash procedures and most standard water wash solvents. If there is any particular concern over a solvent compatibility with the V•I Chip package, please contact Vicor Applications Engineering and provide the solvent type, intended concentration, temperature in the water wash bath, and the relevent material datasheet(s). Depending on the solvent, a compatibility check may need to be run.

If the V•I Chip modules need to be subjected to a reflow cycle after water washing, they should first be run through a bake cycle (at least 24 hours at 125°C) to remove moisture from the package.

### Inspection

### Package Level

Both a package and a solder-joint inspection should be performed following a reflow operation. A package inspection should show no evidence of:

- 1. Solder extrusion from the V•I Chip package
- 2. J-lead separation from the module body
- 3. J-lead damage or delamination
- 4. Top surface anomalies exceeding flatness of the V•I Chip case by >.025" or covering more than 10% of the total surface area.

Any evidence of #1, #2, or #3 would indicate that the maximum temperature was exceeded during the reflow process. Any evidence of #4 would indicate that the MSL handling guidelines were not appropriately followed.



800-735-6200

Rev. 3.0







### J-lead Inspection

The V•I Chip<sup>™</sup> module J-lead is a unique PCB termination, and as such, normal IPC standards cannot be applied to inspecting the quality of the solder joint. This is due to three factors summarized below:

- 1. The coplanarity of the array of J-leads is within 0.004". Due to this variation, an individual J-lead that is shorter than its neighbors may not be resting on the surface of the PCB if it is supported by the taller J-leads.
- 2. The angle of the J-lead is specified on the V•I Chip mechanical package drawing as nominally 20° with respect to the PCB surface. This angle is not controlled, however, and the actual angle will be different based on variabilities in the manufacturing of the J-leads. Although the range of J-lead angles is not specified, it will almost never exhibit a 0° angle with respect to the PCB (i.e. the lead is bent 90° and rests flat on the PCB) and will likewise almost never exhibit >45° angle with respect to the PCB.
- 3. The V•I Chip package has an inner row of J–leads that cannot be directly inspected by sight or with standard equipment.

The criteria for assessing the validity of a J–lead solder connection is that the solder bondline must greatly exceed 0.002" along the length of the lead. As a result of the coplanarity variation of the J–leads, the 0.006" of solder paste is crucial to insure that a J–lead that is shallow by as much as 0.004" still has sufficient contact with the solder to form a correct bond. During the reflow process, the solder will wick up the J–lead and the resulting bond will extend further up the J–lead than the initial solder past height. As a result of the J–lead angle variation, the appearance of a good solder joint will vary greatly depending on the angle. Figures 7 – 12 depict valid and invalid solder joints for extremes in J-lead coplanarity variation.

In each case, the difference between a valid and invalid solder joint is the presence of a bond between solder and lead of an acceptable length.




Figure 7 (left): Example of a valid solder joint for J–lead with shallow bend (>20° angle) and worst case (0.004") coplanarity.

Figure 8 (right): Example of an invalid solder joint for J–lead with shallow bend (>20° angle) and worst case (0.004″) coplanarity.





# Application Note AN:009






Figure 9: (left) Example of a valid solder joint for a "long" J–lead with shallow bend (>20° angle).

Figure 10: (right) Example of an invalid solder joint for J–lead with shallow bend (>20° angle) and good coplanarity.




Figure 11: (left) Example of a valid solder joint for a"short" J–lead with deep bend (<20° angle) and good coplanarity.

Figure 12: (right) Example of an invalid solder joint for a "long" J–lead with deep bend (<20° angle) and good coplanarity.




Figure 13: (left) Cross-sectional view of an acceptable J-lead solder joint

Figure 14:(right) Acceptable J-lead solder joint (fillet under lead)





The depth of this bond should extend the length of the J–lead. Note that only in corner cases, with good coplanarity and a J–lead with a close to 90° bend, does the solder joint resemble a traditional joint as defined in IPC-A-610 12.0 or other industry accepted criteria.

To address the topic of the blind solder joints, it is recommended that the process is carefully designed and tested such that the inner row of J–leads solder integrity can be guaranteed by design.

The reflowed solder joint itself should show evidence of proper wetting and conform to criteria set forth in IPC-A-610 6.0 or other industry standards accepted by the manufacturer or the solder used. An example of a properly wetted V•I Chip<sup>™</sup> module J–lead solder connection is shown in Figure 14.

### Hand Soldering

J-lead V•I Chip modules are surface mount devices that are intended for attachment to a PCB via a convection reflow process. Hand soldering of V•I Chip modules is not recommended for the following reasons:

- 1. The inner row of J–leads cannot be hand soldered and thus the V•I Chip module cannot be completely attached to a printed circuit board.
- 2. A hand soldering iron is a point heat source that provides heating to reflow the solder joint in its immediate vicinity. The J–lead geometry, especially for power connections, is much longer than standard hand soldering tips, making it difficult to completely solder a single J–lead joint with a hand soldering iron.
- 3. The local heating of the soldering iron is prone to exceeding the TP requirements in Table 2 unless it is set to a lower temperature, at which point it is often not hot enough to form a proper solder joint.

### V•I Chip™ Module Removal

V•I Chip modules cannot be reused after removal from an application. If a V•I Chip module needs to be replaced due to a manufacturing defect, failure, or other reason it is important to consider the following:

- 1. Is the reason for removal known and understood? There are numerous avenues which should be investigated before replacing the V•I Chip module on the assembly. For example if the application is suspect, this should be investigated before replacement to prevent a recurring failure.
- 2. If a failure investigation is required, special care must be taken when removing the V•I Chip module to preserve the failure site within the module for analysis.
- 3. Must the underlying PCB be preserved? If so, this may require extra steps that sacrifice the V•I Chip module failure investigation in order to preserve the board.

To remove a V-I Chip module use the following procedure:

- The V•I Chip module should be heated to >150°C using hot air and then pried up using a "lever" (such as a small screwdriver or tweezers)
- If the temperature of the V•I Chip module is below the melting point of the J-lead solder joint to the board, the V•I Chip module will separate at the J-lead solder ball joint.







• Residual belly glue on the board can be scraped off using a small screw driver while the temperature of the belly glue is kept above 150°C.

If the cause of failure must be investigated and/or the PCB does not need to be preserved, the V•I Chip<sup>™</sup> modules can be removed by other means. The best way to preserve the failure site would be to submit the PCB (or card) containing the V•I Chip module intact for Failure Analysis. Please note that the customer PCB will be destroyed in the process of analyzing the chip failure. If this is not feasible, mechanically separating the V•I Chip module from the J–leads will preserve an internal electrical failure site, though once the body of the V•I Chip module has been removed, the J–leads should be de-soldered from the PCB and included with the V•I Chip module for complete FA. In general, heating the chip above 217°C during removal may destroy failure sites both internal to the V•I Chip module and associated with the J–lead interface.

### V•I Chip<sup>™</sup> Module Replacement or Rework

Replacement V•I Chip modules should be attached using the same convection reflow process outlined in this document. It is for this reason that V•I Chip modules are rated for 3 reflows (allows a double sided board assembly with 1 rework reflow or single sided with 2 rework reflows). If a post-assembly convection reflow process cannot be used, other tools and methods for rework could be investigated. However, the profile seen by the V•I Chip module must not deviate from the absolute maximum values listed in the product data sheet. Also, it is important to note that the V•I Chip package is unique and will likely require a custom nozzle or chuck when used with a dedicated rework tool.

# Conclusion

The V•I Chip package presents a series of unique requirements when being reflow soldered onto a board. This document presents guidelines for MSL handling, reflow, post-reflow cleaning, and inspection of V•I Chip modules. While every design and manufacturing process will be unique, using these guidelines when attaching V•I Chip modules to a printed circuit board will minimize the risk of poor solder joints and failures due to improper soldering.





