Dual-Stage Feedback Technique for Single-Pole Feedback Compensation

Joseph Aguilar, V•I Chip, Inc., USA

Abstract

This paper proposes and studies the effects of a dual-stage compensation technique for achieving greater than 100 kHz crossover frequency of a single pole system converting from 48 V to 1.2 V. By placing a separate non-inverting gain stage after the error amplifier, the necessary gain-bandwidth of the op amp can be significantly reduced allowing for high crossover frequency and good transient response.

1 Background

Previous work has proposed a power conversion architecture for 48 V inputs to sub-volt loads consisting of a sine amplitude converter providing voltage transformation / current multiplication at the load, with an upstream Zero Voltage Switched (ZVS) buck boost regulator providing remote regulation at the point of load [1]. The low impedance characteristic of the sine amplitude converter was evaluated in detail, and the capability of the ZVS buck boost stage to provide high bandwidth regulation was established. The actual design of a high bandwidth feedback loop was left as a topic of future work. This paper analyzes the effect of a dual-stage feedback loop in the implementation of a high bandwidth control loop feeding back to a ZVS buck boost regulator.

The standard approach for designing a high bandwidth closed loop system using a single amplifier with a high gain-bandwidth product [2].


For a target bandwidth of 100 KHz, a gainbandwidth of 80-100 MHz would be appropriate.

The proposed approach uses two lower bandwidth amplifiers to provide 100 KHz closed loop bandwidth with DC and mid-band gain of 40 dB or greater. The first amplifier stage provides the error amplifier function with Type 2 compensation (pole at the origin, zero for midband gain, pole at high frequency). The second amplifier provides DC gain with the option of a second zero at high frequency.

1.1 Power Conversion

This approach uses two power components and a voltage feedback loop as shown in Figure 1. The output voltage and current capability of this implementation is 1.2 V and 100 A.

U1 is the ZVS buck boost regulator [3]. The output power is controlled by its control pin (PR). The voltage at this pin will result in a DC output determined by the modulator gain, which is a



function of line and load. The switching frequency of this device is nominally 1.0 MHz [3]. The output of U1 is connected to a sine amplitude converter (U2) which provides fixed ratio conversion determined by its internal turns ratio [4]. For a 1.2 V output voltage, a turns ratio of 1/32 (-30dB) is used. The switching frequency of U2 is nominally 1.4 MHz [4]. Although U2 contains an isolated output, this implementation does not contain input to output isolation. This is done in order to maximize the feedback loop bandwidth by circumventing the need for feedback isolating devices.

1.2 Power Component Frequency Response

The ZVS buck boost regulator (U1) frequency response consists of a single pole determined by the output capacitance and equivalent load resistance as described by Equation 1 [5]. The DC gain is typically between 20 dB and 30 dB, and varies with line and load.

Eq. 1

$$\mathbf{F}_{\mathsf{Pole}(U\,1)} = \frac{1}{2\,\pi\cdot\,\mathbf{R}_{\mathsf{OUT}(U\,1)}\cdot\mathbf{C}_{\mathsf{OUT}(U\,1)}} = \frac{1}{2\,\pi\cdot\frac{\mathsf{V}_{\mathsf{OUT}(U\,1)}}{\mathsf{I}_{\mathsf{OUT}(U\,1)}}\cdot\mathbf{C}_{\mathsf{OUT}(U\,1)}}$$

The sine amplitude converter (U2) gain is assumed fixed vs. frequency with a value determined by the turns ratio.

Eq. 2
$$G_{(U2)} = 20 \text{ LOG}(k) = 20 \text{ LOG}(\frac{V_{OUT(U2)}}{V_{IN(U2)}})$$

The resulting gain vs. frequency response for each device is illustrated in Figure 2. The overall response is determined by adding the two together. Second order effects are not included in this analysis. During validation of this approach, it was discovered that these effects influence the closed loop response starting at 60 kHz, and need to be analyzed in greater detail. Further discussion of the second order effects are included in the conclusion.




Fig. 2 U1 and U2 Frequency Response

2 Compensation Technique

2.1 High Frequency (>100 kHz) Crossover

The high switching frequency of U1 and U2 enable a closed loop crossover frequency of between 100 kHz to 300 kHz maximum [6].

By examining the power train plant, the characteristic response of the compensation can be determined for a high crossover frequency with adequate phase margin. At 100 kHz the gain of the plant response is typically between -35 dB and -40 dB. For a 100 kHz crossover frequency, the gain of the compensation stage must therefore be between 35 dB and 40 dB at this frequency. A zero prior to the crossover frequency is necessary to bring the phase margin above 45 degrees, and change the slope of the gain to -20 dB/decade. An additional high frequency pole is introduced prior to the gainbandwidth limit of the feedback amplifier. This pole should be placed at least 1 decade above the desired crossover to avoid degradation to the phase margin. The proposed compensation response is illustrated in Figure 3.




Fig. 3 Proposed Compensation Response

2.1.1 Feedback Amplifier Gain-Bandwidth

The effect of the feedback amplifier gainbandwidth product is illustrated in Figure 4. As the gain of the feedback amplifier is increased in order to provide higher crossover frequency, the necessary gain-bandwidth product of the feedback amplifier must be increased to avoid detrimental effects due to this pole.

As illustrated, for the proposed crossover frequency of 100 kHz, a gain-bandwidth product of between 80 MHz and 100 MHz would be necessary. Also critical to the response is the output slew rate of the amplifier, compared with the required slew range. Finding an amplifier with an appropriate gain-bandwidth product and slew rate can be challenging. In addition to this, many high gain-bandwidth amplifiers are not suited to being used as feedback error amplifiers and are difficult to stabilize at lower frequencies, especially within the feedback loop, i.e. less than 100 KHz.




Fig. 4 Feedback Amplifier Gain-Bandwidth Product

2.2 Dual-Stage Compensation Circuit

compensation The proposed circuitry is illustrated in Figure 5. The first op amp is used as a differential sense amplifier with a gain of 1. The second provides the error amplifier function with type 2 compensation for the necessary poles and zeros. A third amplifier is added with a fixed gain following the error amplifier. By adding this additional gain amplifier, the mid-band gain can be broken into two stages reducing the necessary gain-bandwidth product of the op amp. As an example, the amplifier gains are each set to 20 dB for a total of 40 dB at the desired crossover. The necessary amplifier gain-bandwidth product can now be reduced to 10 MHz as illustrated in Figure 6.




Fig. 5 Dual-Stage Compensation Circuit




Fig. 6 Dual-Stage Compensation Response

In addition to reducing the gain-bandwidth of the op amp, it is proposed that the DC gain stage will have a positive effect on the load transient response. The ZVS buck boost regulator control signal has an active range of 1 to 5V. The compensation components in the error amplifier limit the slew rate of the error amplifier component R-C depending on the time constants. The DC gain stage reduces the necessary slew range of the error amplifier during load transients improving the large signal response of the control loop.

2.2.1 Pole-Zero Placement

The proposed error amplifier compensation consists of 2 poles and 1 zero.

The first pole F_{PDC} begins at the origin with 0 dB gain defined by Equation 3. The compensator zero is defined by Equation 4. The second pole is defined by Equation 5. The mid-band gain of the error amplifier is defined by Equation 6. This is the gain between F_{Z1} and F_{P1} where the response is constant vs. frequency. The gain of the non-inverting amplifier is defined by equation 7. This gain is constant vs. frequency until it crosses the gain-bandwidth limit of the op amp.

Eq. 3
$$F_{PDC} = \frac{1}{2 \pi \cdot R 1 \cdot (C1 + C2)}$$

Eq. 4 $F_{Z1} = \frac{1}{2 \pi \cdot R 2 \cdot C1}$
Eq. 5 $F_{P1} = \frac{1}{2 \pi \cdot \frac{R 2 \cdot C1 \cdot C2}{C1 + C2}}$
Eq. 6 $G_{MB} = \frac{R 2}{R1}$
Eq. 7 $G_{DC} = 1 + \frac{R 6}{R5}$

The procedure for selecting the components is as follows.

1) Determine the load at which the plant response is at a maximum

2) Determine the gain of the plant at the desired crossover frequency using the maximum plant response

3) Determine the necessary compensation gain in order to shift the plant up to 0 dB at the desired crossover frequency

4) Set the mid-band gain of the error amplifier to half of this gain

5) Set the DC gain equal to the error amplifier mid-band gain

6) Determine the minimum crossover frequency of the system based on the minimum plant response. This is typically between 30 kHz and 40 kHz below the maximum

7) Set the compensation zero F_{Z1} prior to the minimum crossover frequency

8) Set the second compensation pole F_{P1} at least one decade above the maximum crossover frequency, and prior to the gain-bandwidth limit of the op amp.

3 Results

3.1 Frequency Response

The above describe technique was implemented in a laboratory environment using actual components in order to achieve the highest allowable crossover frequency. The test setup is shown in Figure 7. A quad 10 MHz gainbandwidth op amp was used as the differential sense amplifier, error amplifier, and gain amplifier. 300 μ F of ceramic capacitance was placed at the output of the sine amplitude converter. The resulting gain and phase plot of the system is shown in Figure 8. The maximum crossover achieved was 72 kHz with a phase margin of 43 degrees. The required gain of the compensation was approximately 30 dB, with a compensator zero at 20 kHz.




Fig. 7 Experimental Setup




Fig. 8 Experimental Frequency Response

3.2 Transient Response

A FET load circuit illustrated in Figure 9 was used to generate a high current, high di/dt load step to measure the system transient response. The rise time of the current was controlled through a function generator. The current waveform is sensed across a 15 m Ω current sense resistor, and the output voltage measured directly at the output of the sine amplitude converter.

The resulting transient response waveform to a 50 A, 50 A/ μ sec load step is shown in Figure 10. The total undershoot is 50 mV with a recovery time of 5 μ sec.




Fig. 9 FET Load Switch Circuit




Fig. 10 30 A to 80 A Transient Response of 48 to 1.2 V converter. 300 μ F of ceramic output capacitance.

3.2.1 Effect of Dual-Stage Technique on Transient Response

The effect of the additional DC gain stage on transient response was evaluated. The gain stage was removed, and the loop recompensated for the same crossover frequency and pole zero locations. Although the expectation was that the transient response would be degraded, the results showed that the difference in performance was not significant.

Overall the system is capable of exceptional transient response and recovery time regardless of whether or not the gain stage was added. It is theorized that the effect of the gain stage would have been more significant if the overall loop bandwidth was higher.

3.3 Conclusion

These results indicate identical system behavior whether or not a second gain amplifier stage is used in the compensation circuit.

This is likely due to the fact that the actual crossover frequency for this system was less than 100 kHz. As illustrated in Figure 8, higher order effects limited the maximum system crossover frequency in this particular implementation. The phase of the system is degraded starting at 60 kHz, leading to poor phase margin above the measured crossover frequency. In addition, the slope of the system gain begins to decrease at around 80 kHz, leading to poor gain margin, and preventing the use of a second zero after the crossover to improve the phase.

The cause of these effects is not known, but is likely due to one or more of the following:

- a) Series impedance between the U1 and U2 creating an LC filter in the plant response with a corner frequency around 500 KHz and thus introducing phase degradation at 60 KHz.
- b) Uncharacterized parasitic impedances due to the layout of the system, which include twisted wires, connector, and inductance at the output of U2.

Future work will focus on investigating the cause of these higher order effects. Improvements will be made to reduce the impedance of the sine amplitude converter, and a dedicated board will be designed containing all of the necessary components, reducing parasitic effects.

4 Literature

- Yeaman, Paul: High Current, Low Voltage Solution For Microprocessor Applications from 48V Input: PCIM 2007.
- [2] Analog Devices : Low Cost, High Speed Rail-to-Rail Amplifiers AD8091/AD8092 : <u>http://www.analog.com/UploadedFiles/Data_She</u> <u>ets/AD8091_8092.pdf</u>
- [3] V•I Chip PRM P045F048T32AL Datasheet: http://www.vicorpower.com/documents/datashee ts/45V_48V_320W_PRM.pdf
- [4] V•I Chip VTM V048F015T100 Datasheet: <u>http://cdn.vicorpower.com/documents/datasheets</u> /48V_1V5_100A_VTM.pdf
- [5] Vinciarelli, P.: "Buck-boost DC--DC switching power conversion" : U.S. Patent 7,154,250
- [6] Pressman, A. : "Switching Power Supply Design" : ISBN 0-07-050806-2